VLSI architectures for median filtering with linear complexity

被引：0
|
作者：
Lu, EH
Lee, JY
Yang, YP
机构：
来源：
1996 IEEE TENCON - DIGITAL SIGNAL PROCESSING APPLICATIONS PROCEEDINGS, VOLS 1 AND 2 | 1996年
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Two hardware architectures for median filtering with linear complexity are presented in this paper. Both of them are very suitable to implement a fitter of large window size owing to their linear hardware complexity. Also, they are suitable for high-speed signal processing because each of them can generate one filtered word in a system clock.
引用
收藏
页码：358 / 362
页数：5
相关论文
共 50 条
  • [41] NEW ALGORITHMS AND ARCHITECTURES FOR VLSI
    MCCABE, MM
    MCCABE, APH
    ARAMBEPOLA, B
    ROBINSON, IN
    CORRY, AG
    GEC-JOURNAL OF SCIENCE & TECHNOLOGY, 1982, 48 (02): : 68 - 75
  • [42] THE VLSI COMPLEXITY OF SORTING
    THOMPSON, CD
    IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (12) : 1171 - 1184
  • [43] MATCHED MEDIAN FILTERING
    ASTOLA, J
    NEUVO, Y
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1992, 40 (04) : 722 - 729
  • [44] THE COMPLEXITY OF A VLSI ADDER
    JOHNSON, RB
    INFORMATION PROCESSING LETTERS, 1980, 11 (02) : 92 - 93
  • [45] Exploring NLMS and IPNLMS Adaptive Filtering VLSI Hardware Architectures for Robust EEG Signal Artifacts Elimination
    La Rosa, Andrei
    Ucker, Patricia
    Paim, Guilherme
    do Costa, Eduardo
    Almeida, Sergio
    Bampi, Sergio
    2020 27TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2020,
  • [46] A GENERALIZATION OF MEDIAN FILTERING USING LINEAR-COMBINATIONS OF ORDER-STATISTICS
    BOVIK, AC
    HUANG, TS
    MUNSON, DC
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1983, 31 (06): : 1342 - 1350
  • [47] VLSI implementation of a selective median filter
    Chen, CT
    Chen, LG
    Hsiao, JH
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1996, 42 (01) : 33 - 42
  • [48] Analog VLSI weighted median filters
    Díaz-Sánchez, A
    Ramírez-Angulo, J
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 180 - 183
  • [49] VLSI implementation of a selective median filter
    Chen, CT
    Chen, LG
    ICCE - INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1996 DIGEST OF TECHNICAL PAPERS, 1996, : 134 - 135
  • [50] Semi-custom VLSI chip implementation of a new two-dimensional separable median filtering algorithm
    Hiasat, AA
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 841 - 844
12345