VLSI architectures for median filtering with linear complexity

被引:0
|
作者
Lu, EH
Lee, JY
Yang, YP
机构
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Two hardware architectures for median filtering with linear complexity are presented in this paper. Both of them are very suitable to implement a fitter of large window size owing to their linear hardware complexity. Also, they are suitable for high-speed signal processing because each of them can generate one filtered word in a system clock.
引用
收藏
页码:358 / 362
页数:5
相关论文
共 50 条
  • [31] Algorithms and parallel VLSI architectures
    Moonen, M
    Catthoor, F
    INTEGRATION-THE VLSI JOURNAL, 1995, 20 (01) : 1 - 2
  • [32] VLSI architectures for turbo codes
    Masera, G
    Piccinini, G
    Roch, MR
    Zamboni, M
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (03) : 369 - 379
  • [33] VLSI architectures for vector quantization
    Lafage, Anne
    Jutand, Francis
    International Workshop on Algorithms and Parallel VLSI Architectures, 1991,
  • [34] VLSI architectures for the MAP algorithm
    Boutillon, E
    Gross, WJ
    Gulak, PG
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2003, 51 (02) : 175 - 185
  • [35] Optimization of VLSI Architectures for DTW
    Hussain, Shah Muhammed Abid
    Rashid, A. B. M. Harun-ur
    2012 7TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2012,
  • [36] VLSI ARCHITECTURES FOR NEURAL NETWORKS
    TRELEAVEN, P
    PACHECO, M
    VELLASCO, M
    IEEE MICRO, 1989, 9 (06) : 8 - 27
  • [37] VLSI ARCHITECTURES FOR BACK SUBSTITUTION
    CHENG, KH
    SAHNI, S
    PARALLEL COMPUTING, 1989, 12 (01) : 53 - 69
  • [38] VLSI ARCHITECTURES FOR MULTIDIMENSIONAL TRANSFORMS
    CHAKRABARTI, C
    JAJA, J
    IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (09) : 1053 - 1057
  • [39] Efficient VLSI architectures for Columnsort
    Lin, R
    Olariu, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) : 135 - 139
  • [40] CONCURRENT VLSI ARCHITECTURES.
    Seitz, Charles L.
    IEEE Transactions on Computers, 1984, C-33 (12) : 1247 - 1265