The Signal Integrity of The High-speed IC Design

被引:0
|
作者
Huang, Kaer [1 ]
Liu, Wenyi [1 ]
Zhang, Yan [1 ]
Yan, Hongcheng [1 ]
机构
[1] N Univ China, Natl Key Lab Elect Measurement Technol, Taiyuan, Shanxi, Peoples R China
关键词
signal integrity; termination; high-speed circuit; perfect; routing;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the continuous improvement of the Embedded Microprocessor's main frequency, the signal transmission and processing becoming faster and faster, the traditional method of circuit design and software will not be able to meet the requirements of high-speed circuit design. However, an increasing number of VLSI chips' work frequency has reached above 100MHz, the CPU with 450MHz will also be widely used. The edge of the signal is becoming steeper and steeper (has reached ps), which makes high-speed system design must face a variety of signal integrity issues. This paper presents a number of common signal integrity issues, and the corresponding improvement of the program. In addition, in the premise of that consider signal integrity in the process of high-speed circuit design, given the specific design, given out the solution for important issues of signal integrity that must to consider during the whole process from the schematic diagram design to PCB placement and routing.
引用
收藏
页数:3
相关论文
共 50 条
  • [21] Enhancement of signal integrity and power integrity with embedded capacitors in high-speed packages
    Srinivasan, K.
    Muthana, P.
    Mandrekar, R.
    Engin, E.
    Choi, J.
    Swaminathan, M.
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 284 - +
  • [22] Signal integrity optimization of high-speed VLSI packages and interconnects
    Zhang, QJ
    Wang, F
    Nakhla, MS
    Bandler, JW
    Biernacki, RM
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 1073 - 1076
  • [23] Signal Integrity: Fault Modeling and Testing in High-Speed SoCs
    Mehrdad Nourani
    Amir Attarha
    Journal of Electronic Testing, 2002, 18 : 539 - 554
  • [24] Sparsity Constrained Regression For High-Speed Signal Integrity Modeling
    Zhuo, Jiacheng
    He, Jiayi
    Kiguradze, Zurab
    Mutnury, Bhyrav
    Drewniak, James
    2019 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS 2019), 2019,
  • [25] Bayesian Optimization of High-Speed Channel for Signal Integrity Analysis
    Lho, Daehwan
    Park, Junyong
    Park, Hyunwook
    Park, Shinyoung
    Kim, Seongguk
    Kang, Hyungmin
    Kim, Subin
    Park, Gapyeol
    Son, Kyungjune
    Kim, Joungho
    2019 IEEE 28TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS 2019), 2019,
  • [26] Signal integrity and EMC in high-speed electronic package integration
    Li, E. P.
    2007 ASIA-PACIFIC CONFERENCE ON APPLIED ELECTROMAGNETICS, PROCEEDINGS, 2007, : 7 - 10
  • [27] Via and reference discontinuity impact on high-speed signal integrity
    Kim, J
    Kim, J
    Rotaru, MD
    Chong, KC
    Iyer, MK
    2004 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SYMPOSIUM RECORD 1-3, 2004, : 583 - 587
  • [28] Signal integrity: Fault modeling and testing in high-speed SoCs
    Nourani, M
    Attarha, A
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (4-5): : 539 - 554
  • [29] Educating Signal Integrity Engineers for Challenges in High-Speed Electronics
    Torres-Torres, R.
    2015 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2015,
  • [30] High-speed Memory Signal Integrity Compliance using the CNN
    Bang, Hyunje
    Lee, Junesang
    Ham, Daiho
    Bae, Sungho
    2022 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL/POWER INTEGRITY, EMCSI, 2022, : 122 - 122