Radiation Hardness Aspects of Advanced FinFET and UTBOX Devices

被引：0

作者：

Claeys, C. ^{[1
,2
]}

Aoulaiche, M. ^{[1
]}

Simoen, E. ^{[1
]}

Griffoni, A. ^{[1
,3
]}

Kobayashi, D. ^{[4
]}

Mahatme, N. N. ^{[5
]}

Reed, R. A. ^{[5
]}

Schrimpf, R. D. ^{[5
]}

Agopian, P. G. D. ^{[6
,7
]}

Martino, J. A. ^{[7
]}

机构：

[1] IMEC, Kapeldreef 75, B-3001 Louvain, Belgium

[2] Katholieke Univ Leuven, ESAT Dept, B-3001 Leuven, Belgium

[3] OSRAM, I-3110 Treviso, Italy

[4] ISAS JAXA, Sagamihara, Kanagawa 2525210, Japan

[5] Vanderbilt Univ, EE & Comp Sci Dept, Nashville, TN 37212 USA

[6] FEI, Sao Bernardo Do Campo, Brazil

[7] Univ Sao Paulo, LSI PSI USP, Sao Paulo, Brazil

来源：

IEEE INTERNATIONAL SOI CONFERENCE | 2012年

基金：

巴西圣保罗研究基金会;

关键词：

GATE; MUGFETS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页数：2

共 50 条

[31] CMOS/SIMOX DEVICES HAVING A RADIATION HARDNESS OF 2MRAD(SI)
OHNO, T
IZUMI, K
SHIMAYA, M
SHIONO, N
ELECTRONICS LETTERS, 1987, 23 (04) : 141 - 143
[32] Investigation of the radiation hardness on semiconductor devices using the ion micro-beam
Nishijima, T
Ohshima, T
Lee, KK
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 2002, 190 : 329 - 334
[33] Limitations of LET in Predicting the Radiation Response of Advanced Devices
Funkhouser, Erik D.
Weller, Robert A.
Reed, Robert A.
Schrimpf, Ronald D.
Mendenhall, Marcus H.
Asai, Makoto
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2015, 62 (04) : 1558 - 1567
[34] Basic Trends in Electronic Components Product Range Development: Radiation Hardness Aspects
Nikiforov, A. Y.
Boychenko, D. V.
Telets, V. A.
Smolin, A. A.
Elesin, V. V.
Ulanova, A. V.
Kessarinsky, L. N.
2017 IEEE 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL), 2017, : 45 - 48
[35] Study of Layout Dependent Radiation Hardness of FinFET SRAM using Full Domain 3D TCAD Simulation
Huynh, Khoa
Saltin, Johan
Han, Jin-Woo
Meyyappan, Meyya
Wong, Hiu Yung
2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2019,
[36] Impact of 1μm TSV via-last integration on electrical performance of advanced FinFET devices
Hiblot, Gaspard
Van Huylenbroeck, Stefaan
Van der Plas, Geert
De Wachter, Bart
Chasin, Adrian Vaisman
Kaczer, Ben
Chiarella, Thomas
Mitard, Jerome
De Muynck, Steven
Beyer, Gerald
Beyne, Eric
2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 122 - 124
[37] UTBOX SOI devices with high-k gate dielectric under analog perfomance
Galeti, M.
Rodrigues, M.
Aoulaiche, M.
Collaert, N.
Simoen, E.
Claeys, C.
Martino, J. A.
MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2012, 2012, 49 (01): : 119 - 126
[38] Larger Intrinsic Voltage Gain Achieved With UTBOX SOI Devices And Thin Silicon Filma
Rodrigues, M.
Galeti, M.
Martino, J. A.
Collaert, N.
Simoen, E.
Aoulaiche, M.
Claeys, C.
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 25 - 31
[39] Advanced CMOS Scaling, And FinFET Technology
Nowak, E. J.
SIGE, GE, AND RELATED COMPOUNDS 5: MATERIALS, PROCESSING, AND DEVICES, 2012, 50 (09): : 3 - 16
[40] Reliability Characterization on Advanced FinFET Technology
Choi, Kihyun
Jeong, Taeyoung
Kim, Jinju
Choo, Seungjin
Kim, Younghan
Yeo, Myung Soo
Lee, Miji
Kim, Jinseok
Lee, Euncheol
IITC2021: 2021 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2021,

← 1 2 3 4 5 →