Fast wire length estimation by net bundling for block placement

被引:0
|
作者
Yan, Tan [1 ,2 ]
Murata, Hiroshi [1 ,2 ]
机构
[1] Univ Kitakyushu, Fac Environm Engn, Kitakyushu, Fukuoka 8080135, Japan
[2] Univ Kitakyushu, Fac Environm Engn, Fukuoka 8080135, Japan
来源
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD | 2006年
关键词
wire length estimation; net bundling; lookup table;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The wire length estimation is the bottleneck of packing based block placers. To cope with this problem, we present a fast wire length estimation method in this paper. The key idea is to bundle the 2-pin nets between block pairs, and measure the wire length bundle by bundle, instead of net by net. Previous bundling method [5] introduces a huge error which compromises the performance. We present an error-free bundling approach which utilizes the piecewise linear wire length function of a pair of blocks. With the function implemented into a lookup table, the wire length can be computed promptly and precisely by binary search. Furthermore, we show that 3-pin nets can also be bundled, resulting in a further speedup. The effectiveness of our method is verified by experiments.
引用
收藏
页码:340 / +
页数:3
相关论文
共 50 条
  • [1] A theoretical study on wire length estimation algorithms for placement with opaque blocks
    Yan, Tan
    Li, Shuting
    Takashima, Yasuhiro
    Murata, Hiroshi
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 268 - +
  • [2] Detailed placement with net length constraints
    Halpin, B
    Sehgal, N
    Chen, CYR
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 22 - 27
  • [3] A pre-placement individual net length estimation model and an application for modern circuits
    Farshidi, A.
    Behjat, L.
    Rakai, L.
    Fathi, B.
    INTEGRATION-THE VLSI JOURNAL, 2011, 44 (02) : 111 - 122
  • [4] A Pre-Placement Net Length Estimation Technique for Mixed-Size Circuits
    Fathi, Bahareh
    Behjat, Laleh
    Rakai, Logan M.
    11TH INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PREDICTION (SLIP 09), 2009, : 45 - 52
  • [5] Net2: A Graph Attention Network Method Customized for Pre-Placement Net Length Estimation
    Xie, Zhiyao
    Liang, Rongjian
    Xu, Xiaoqing
    Hu, Jiang
    Duan, Yixiao
    Chen, Yiran
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 671 - 677
  • [6] Fast and Accurate Wire Timing Estimation on Tree and Non-Tree Net Structures
    Cheng, Hsien-Han
    Jiang, Iris Hui-Ru
    Ou, Oscar
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [7] WIRE LENGTH EXPRESSIONS FOR ANALYTICAL PLACEMENT APPROACH
    YAMADA, S
    KASAI, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1994, E77A (04) : 716 - 718
  • [8] Optimization of Wire-Length and Block Re-Arrangements for a Modern IC Placement Using Evolutionary Techniques
    Krishna, R. Radeep
    Kumar, P. Siva
    Sudharsan, R. Raja
    2017 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT TECHNIQUES IN CONTROL, OPTIMIZATION AND SIGNAL PROCESSING (INCOS), 2017,
  • [9] Building block placement optimization based on sequence pair model considering area, aspect ratio and wire length
    Huang, G
    Hong, XL
    Qiao, CG
    Cai, YC
    FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2, 1997, : 533 - 537
  • [10] Building block placement optimization based on sequence pair model considering area, aspect ratio and wire length
    Huang, Gang
    Hong, Xian-long
    Qiao, Chang-ge
    Cai, Yi-ci
    Chinese Journal of Advanced Software Research, 1999, 6 (04): : 311 - 318