Performance and Wake-Up Schedule Optimization of Power Gating Design

被引:0
作者
Lee, Ming-Chao [1 ]
Chang, Shih-Chieh [1 ]
Su, Chun-Sung [2 ]
Tsai, Evan [2 ]
机构
[1] Natl Tsing Hua Univ, Dept CS, Hsinchu, Taiwan
[2] Faraday Technol Corp, Hsinchu, Taiwan
来源
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3 | 2008年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Leakage power has become a major concern in mobile device and power gating is a very popular technique to reduce the leak-age power. In this paper, we discuss two important optimization issues. In power gating designs. One is the sizing problem of the sleep transistors which are the trade-off between the size and IR drop noise in the power gating designs. We also discuss the wake-up schedule optimization and propose efficient wake-up schedule for a power gating design. Our experimental results are very encouraging.
引用
收藏
页码:36 / +
页数:2
相关论文
共 9 条
[1]   An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon [J].
Chen, Yu-Ting ;
Juan, Da-Cheng ;
Lee, Ming-Chao ;
Chang, Shih-Chieh .
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, :779-782
[2]  
Kao J, 1997, DES AUT CON, P409, DOI 10.1145/266021.266182
[3]  
KIM S, 2003, P ISLPED
[4]   PATTERN INDEPENDENT MAXIMUM CURRENT ESTIMATION IN POWER AND GROUND BUSES OF CMOS VLSI CIRCUITS - ALGORITHMS, SIGNAL CORRELATIONS, AND THEIR RESOLUTION [J].
KRIPLANI, H ;
NAJM, FN ;
HAJJ, IN .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (08) :998-1012
[5]   Distributed sleep transistor network for power reduction [J].
Long, C ;
He, L .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (09) :937-946
[6]  
SAGAHYROON A, 2006, P IEEE MELECON MAY 1
[7]   Challenges in sleep transistor design and implementation in low-power designs [J].
Shi, Kaijian ;
Howard, David .
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, :113-+
[8]   Maximization of power dissipation in large CMOS circuits considering spurious transitions [J].
Wang, CY ;
Roy, K .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2000, 47 (04) :483-490
[9]  
[No title captured]