DFE workbench:: A CAD integrated DFE tool

被引:1
作者
Man, E [1 ]
Díez-Campo, JE [1 ]
Roche, T [1 ]
机构
[1] Natl Univ Ireland Univ Coll Galway, Galway, Ireland
来源
ENVIRONMENTALLY CONSCIOUS MANUFACTURING II | 2002年 / 4569卷
关键词
Design for Environment; DFE; Environmentally Superior Products; ESP; design process; Computer Aided Design; CAD; WEEE; EOLV;
D O I
10.1117/12.455268
中图分类号
X [环境科学、安全科学];
学科分类号
08 ; 0830 ;
摘要
Because of the emergent legislation (e.g. WEEE1 and EOLV2), environmental standards (e.g. ISO 14000(3)) and a shift in consumer opinion toward environmentally superior products, there is an increased need for CAD integrated Design for Environment tools to assist the designer in the development of environmentally superior products (ESP). Implementing Design for the Environment practices is an extremely effective strategy, as it is widely believed that 95% of development costs are determined at this stage [1]. Many methodologies and tools have been developed to perform environmental analysis, however, many existing methodologies are inadequately integrated in the design process [2]. This paper address these problems and presents a CAD integrated DFE tool that has been under development in the authors' institutes for the last number of years.
引用
收藏
页码:93 / 99
页数:7
相关论文
共 50 条
  • [31] Excellent Performance of DFE Based on IT2SNFS for Time-varying Channels
    Chang, Yao-Jen
    Ho, Chia-Lu
    SECOND INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS: ICCSN 2010, PROCEEDINGS, 2010, : 110 - 113
  • [32] Analytical method for joint optimization of FFE and DFE equalizations for multi-level signals
    Dikhaminjia, Nana
    Tsiklauri, Mikheil
    Kiguradze, Zurab
    He, Jiayi
    Chada, Arun
    Mutnury, Bhyrav
    Drewniak, James L.
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2022, 73 (04): : 284 - 291
  • [33] Precursor ISI Cancellation Sliding-Block DFE for High-Speed Wireline Receivers
    Kim, Kunmo
    Moon, Suhong
    Han, Jaeduk
    Alon, Elad
    Niknejad, Ali M. M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (10) : 4169 - 4182
  • [34] LPDDR5 (6.4 Gbps) 1-tap DFE Optimal Weight Determination
    Gupta, Sunil
    2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 1122 - 1126
  • [35] A high-speed blind DFE equalizer using an error feedback filter for QAM modems
    Lee, JH
    Park, WH
    Hong, JH
    Sunwoo, MH
    Kim, KH
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 464 - 467
  • [36] Iterative MMSE-DFE Equalizer for the High Data Rates HF Waveforms in the HF Channel
    Elgenedy, Mahmoud A.
    Sourour, Essam
    Nafie, Mohammed
    2013 ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2013, : 1243 - 1247
  • [37] Toward environmentally conscious product design - a comprehensive DfE implementation in new generation cellular phones
    Lindholm, ME
    2003 IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONICS & THE ENVIRONMENT, CONFERENCE RECORD, 2003, : 251 - 254
  • [38] A 12.5-Gb/s Switched Capacitor Based Two Tap DFE With High BER Performance
    Cho, Yosep
    Park, Jongmin
    Burm, Jinwook
    2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 304 - 305
  • [39] Performance analysis of a single-user MISO ultra-wideband time reversal system with DFE
    Bruno A. Angélico
    Phillip M. S. Burt
    Paul Jean E. Jeszensky
    William S. Hodgkiss
    Taufik Abrão
    Telecommunication Systems, 2011, 46 : 333 - 342
  • [40] Integrated circuit technology characterization and evaluation using automated CAD tool
    ElGabry, Omar
    Hussien, Faisal
    Mohieldin, Ahmed N.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2018, 97 : 68 - 78