The impact of if-conversion and branch prediction on program execution on the Intel® Itanium™ processor

被引:0
作者
Choi, Y [1 ]
Knies, A [1 ]
Gerke, L [1 ]
Ngai, TF [1 ]
机构
[1] Intel Corp, Santa Clara, CA 95052 USA
来源
34TH ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO-34, PROCEEDINGS | 2001年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The research community has studied if-conversion for many years. However, due to the lack of existing hardware, studies were conducted by simulating code generated by experimental compilers. This paper presents the first comprehensive study of the use of predication to implement if-conversion on production hardware with a near-production compiler. To better understand trends in the measurements, we generated binaries at three increasing levels of if-conversion aggressiveness. For each level, we gathered data regarding the global runtime effects of if-conversion on overall execution time, register pressure, code size, and branch behavior. Furthermore, we studied the inherent characteristics of program control-flow structure related to branching to help determine fundamental limits of if-conversion. Our results show that on the Itanium(TM) processor if-conversion could potentially remove 29% of the branch mispredictions in SPEC2000CINT but that this accounts for a substantially smaller overall program speedup than previously reported.
引用
收藏
页码:182 / 191
页数:10
相关论文
共 22 条
[1]  
Allen J. R., 1983, P 10 ACM SIGACT SIGP, P177
[2]   Integrated predicated and speculative execution in the IMPACT EPIC architecture [J].
August, DI ;
Connors, DA ;
Mahlke, SA ;
Sias, JW ;
Crozier, KM ;
Cheng, BC ;
Eaton, PR ;
Olaniran, QB ;
Hwu, WMW .
25TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 1998, :227-237
[3]   Wavefront scheduling: Path based data representation and scheduling of subgraphs [J].
Bharadwaj, J ;
Menezes, K ;
McKinsey, C .
32ND ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, (MICRO-32), PROCEEDINGS, 1999, :262-271
[4]  
CHANG PY, 1995, P INT C PAR ARCH COM
[5]  
DEHNERT JC, 1989, P 3 INT C ARCH SUPP, P26
[6]  
Eichenberger A, 2000, INT SYMP MICROARCH, P101, DOI 10.1109/MICRO.2000.898062
[7]   Global predicate analysis and its application to register allocation [J].
Gillies, DM ;
Ju, DCR ;
Johnson, R ;
Schlansker, M .
PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, 1996, :114-125
[8]   Treegion scheduling for wide issue processors [J].
Havanki, WA ;
Banerjia, S ;
Conte, TM .
1998 FOURTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1998, :266-276
[9]  
*INT CORP, 2000, IT PROC MICR REF SOF
[10]  
*INT CORP, 2001, FLEX ANN API PROGR G