A 38-Gb/s 2-tap transversal equalizer in 0.13-μm CMOS using a microstrip delay element

被引：0
|
作者：
Ng, George [1 ]
Carusone, Anthony Chan [1 ]
机构：
[1] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada
来源：
2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2 | 2008年
关键词：
equalizers; CMOS integrated circuits; transversal filters; finite impulse response; microstrip;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper describes a single-ended integrated transversal 2-tap feed-forward equalizer implemented using a commercial 0.13-mu m CMOS process. Equalization of a 38-Gb/s data stream over SMA cables with 14.3 dB of channel loss is demonstrated on-wafer. The equalizer features a microstrip transmission line as the delay element and "line inductors" for improved impedance matching. The IC measures 1.5 mm x 0.26 mm, and consumes 30 mW of power from a 1.2 V supply.
引用
收藏
页码：183 / 186
页数：4
相关论文
共 50 条
  • [1] A 20-Gb/s adaptive equalizer in 0.13-μm CMOS technology
    Lee, Jri
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (09) : 2058 - 2066
  • [2] A fully integrated 10-Gb/s receiver with adaptive optical dispersion equalizer in 0.13-μm CMOS
    Momtaz, Afshin
    Chung, David
    Kocaman, Namik
    Cao, Jun
    Caresosa, Mario
    Zhang, Bo
    Fujimori, Ichiro
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (04) : 872 - 880
  • [3] A 40-Gb/s transceiver in 0.13-μm CMOS technology
    Kim, Jeong-Kyoum
    Kim, Jaeha
    Kim, Gyudong
    Chi, Hankyu
    Jeong, Deog-Kyoon
    2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 196 - +
  • [4] A 40-Gb/s transceiver in 0.13-μm CMOS technology
    Kim, Jeong-Kyoum
    Kim, Jaeha
    Kim, Gyudong
    Chi, Hankyu
    Jeong, Deog-Kyoon
    2008 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2008, : 153 - +
  • [5] A 9.95-11.3-Gb/s XFP transceiver in 0.13-μm CMOS
    Kenney, John G.
    Dalton, Declan
    Evans, Eric
    Eskiyerli, Murat Hayri
    Hilton, Barry
    Hitchcox, Dave
    Kwok, Terence
    Mulcahy, Daniel
    McQuilkin, Chris
    Reddy, Viswabharath
    Selvanayagam, Siva
    Shepherd, Paul
    Titus, Ward S.
    DeVito, Lawrence
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) : 2901 - 2910
  • [6] A 0.622-10Gb/s Inductorless Adaptive Linear Equalizer with Spectral Tracking for Data Rate Adaptation in 0.13-μm CMOS
    Ray, Sagar
    Hella, Mona M.
    2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
  • [7] A 10 Gb/s Adaptive Cable Equalizer Using Phase Detection Technique in 0.13μm CMOS Technology
    Chen, Kuang-Ren
    Tsai, Chia-Ming
    You, Sheng-Kai
    Li, An-Siou
    Chen, Wen-Tsao
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1947 - 1950
  • [8] A Fully Integrated 0.13-μm CMOS 40-Gb/s Serial Link Transceiver
    Kim, Jeong-Kyoum
    Kim, Jaeha
    Kim, Gyudong
    Jeong, Deog-Kyoon
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (05) : 1510 - 1521
  • [9] A 0.13 μm CMOS delay cell for 40 Gb/s FFE equalization
    Lovitt, Travis
    Plett, Calvin
    Rogers, John
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5680 - +
  • [10] A 32Gb/s Wireline Receiver with a Low-Frequency Equalizer, CTLE and 2-Tap DFE in 28nm CMOS
    Parikh, Samir
    Kao, Tony
    Hidaka, Yasuo
    Jiang, Jian
    Toda, Asako
    Mcleod, Scott
    Walker, William
    Koyanagi, Yochi
    Shibuya, Toshiyuki
    Yamada, Jun
    2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 28 - +
12345