Adaptive Processor Architecture - Invited Paper

被引：0

作者：

Huebner, Michael ^{[1
]}

Goehringer, Diana ^{[2
]}

Tradowsky, Carsten ^{[3
]}

Henkel, Joerg ^{[4
]}

Becker, Juergen ^{[3
]}

机构：

[1] Ruhr Univ Bochum, Chair Embedded Syst Informat Technol ESIT, Bochum, Germany

[2] Karlsruhe Inst Technol KIT, Inst Data Proc & Elect IP E, Karlsruhe, Germany

[3] Karlsruhe Inst Technol KIT, Inst Informat Proc Technol ITV, Karlsruhe, Germany

[4] Karlsruhe Inst Technol KIT, 4Chair Embedded Syst CES, Karlsruhe, Germany

来源：

2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION | 2012年

关键词：

Dynamic and partial processor reconfiguration; FPGA; internal configuration access port (lCAP); processor adaptation; microarchitecture; CACHE; ENERGY;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper introduces a novel methodology to adapt the microarchitecture of a processor at run-time. The goal is to tailor the internal architecture to the requirements of an application and the data to be processed. The latter parameter is normally not known at design time. This leads to the development of more general purpose processors which are capable to handle the data to be processed in any case. With the novel approach which keeps the microarchitecture of a processor flexible, the processor can start as a general purpose device and end up with a specific parameterization, comparable with application specific processor architectures. Furthermore, the increased degree of freedom which is enabled through the approach for a novel quality of processors is described.

引用

页码：244 / 251

页数：8

共 50 条

[41] FFT Processor IP Cores synthesis on the base of configurable pipeline architecture [J].

Melnyk, A ;

Dunets, B .

EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2003, :211-213

[42] Architecture of a reconfigurable processor for implementing search algorithms over discrete matrices [J].

Sklyarov, V ;

Skliarova, I .

ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, :127-133

[43] Specially-Designed Out-of-Order Processor Architecture for Microcontrollers [J].

Hu, Yunhao ;

Chen, Jie ;

Zhu, Kaiben ;

Xing, Qijun ;

Liu, Wei ;

Shen, Junfeng ;

Gao, Ge .

ELECTRONICS, 2022, 11 (19)

[44] A Digital Processor Architecture for Combined EEG/EMG Falling Risk Prediction [J].

Annese, V. F. ;

Crepaldi, M. ;

Demarchi, D. ;

De Venuto, D. .

PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, :714-719

[45] Modular vector processor architecture targeting at data-level parallelism [J].

Rooholamin, Seyed A. ;

Ziavras, Sotirios G. .

MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (4-5) :237-249

[46] Research and Implementation of Micro-Architecture for Elliptic Curve Cryptography Processor [J].

Li Miao ;

Yang Xiaohui ;

Dai Zibin ;

Chen Tao ;

He Liangsheng .

2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,

[47] Dual Fixed-Point CORDIC Processor: Architecture and FPGA Implementation [J].

Jacoby, Andres ;

Llamocca, Daniel .

2016 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG16), 2016,

[48] A programmable array processor architecture for flexible approximate string matching algorithms [J].

Michailidis, Panagiotis D. ;

Margaritis, Konstantinos G. .

JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2007, 67 (02) :131-141

[49] RAPTOR-Design: Refactorable Architecture Processor To Optimize Recurrent Design [J].

Garcia, P. ;

Gomes, T. ;

Salgado, F. ;

Cabral, J. ;

Monteiro, J. ;

Tavares, A. .

2012 BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEM ENGINEERING (SBESC 2012), 2012, :188-191

[50] A high speed, optimized multiplier architecture for a DF-ECC processor [J].

1600, UK Simulation Society, Clifton Lane, Nottingham, NG11 8NS, United Kingdom (14) :35-41

← 1 2 3 4 5 →