Adaptive Processor Architecture - Invited Paper

被引:0
作者
Huebner, Michael [1 ]
Goehringer, Diana [2 ]
Tradowsky, Carsten [3 ]
Henkel, Joerg [4 ]
Becker, Juergen [3 ]
机构
[1] Ruhr Univ Bochum, Chair Embedded Syst Informat Technol ESIT, Bochum, Germany
[2] Karlsruhe Inst Technol KIT, Inst Data Proc & Elect IP E, Karlsruhe, Germany
[3] Karlsruhe Inst Technol KIT, Inst Informat Proc Technol ITV, Karlsruhe, Germany
[4] Karlsruhe Inst Technol KIT, 4Chair Embedded Syst CES, Karlsruhe, Germany
来源
2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION | 2012年
关键词
Dynamic and partial processor reconfiguration; FPGA; internal configuration access port (lCAP); processor adaptation; microarchitecture; CACHE; ENERGY;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper introduces a novel methodology to adapt the microarchitecture of a processor at run-time. The goal is to tailor the internal architecture to the requirements of an application and the data to be processed. The latter parameter is normally not known at design time. This leads to the development of more general purpose processors which are capable to handle the data to be processed in any case. With the novel approach which keeps the microarchitecture of a processor flexible, the processor can start as a general purpose device and end up with a specific parameterization, comparable with application specific processor architectures. Furthermore, the increased degree of freedom which is enabled through the approach for a novel quality of processors is described.
引用
收藏
页码:244 / 251
页数:8
相关论文
共 50 条
  • [21] A design of EPIC type processor based on MIPS architecture
    Takahito Hayashi
    Akinori Kanasugi
    Artificial Life and Robotics, 2020, 25 : 59 - 63
  • [22] VLSI architecture and implementation of HDR camera signal processor
    Hsia, Shih-Chang
    Wang, Szu-Hong
    Kuo, Ting-Tseng
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2023, 20 (01)
  • [23] A Unified Co-Processor Architecture for Matrix Decomposition
    窦勇
    周杰
    邬贵明
    姜晶菲
    雷元武
    倪时策
    JournalofComputerScience&Technology, 2010, 25 (04) : 874 - 885
  • [24] Novel Graph Processor Architecture, Prototype System, and Results
    Song, William S.
    Gleyzer, Vitaliy
    Lomakin, Alexei
    Kepner, Jeremy
    2016 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2016,
  • [25] A Unified Co-Processor Architecture for Matrix Decomposition
    Yong Dou
    Jie Zhou
    Gui-Ming Wu
    Jing-Fei Jiang
    Yuan-Wu Lei
    Shi-Ce Ni
    Journal of Computer Science and Technology, 2010, 25 : 874 - 885
  • [26] Optimization of Processor Architecture for Image Edge Detection Filter
    Osman, Zahraa Elhassan M.
    Hussin, Fawnizu Azmadi
    Ali, Noohul Basheer Zain
    2010 12TH INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION (UKSIM), 2010, : 648 - 652
  • [27] A Unified Co-Processor Architecture for Matrix Decomposition
    Dou, Yong
    Zhou, Jie
    Wu, Gui-Ming
    Jiang, Jing-Fei
    Lei, Yuan-Wu
    Ni, Shi-Ce
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2010, 25 (04) : 874 - 885
  • [28] A Novel Processor Architecture for McEliece Cryptosystem and FPGA Platforms
    Shoufan, Abdulhadi
    Wink, Thorsten
    Molter, Gregor
    Huss, Sorin
    Strentzke, Falko
    2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 98 - +
  • [29] A Processor Architecture for Executing Global Cellular Automata as Software
    Ristig, Christian
    Siemers, Christian
    PARALLEL COMPUTING: TECHNOLOGY TRENDS, 2020, 36 : 711 - 720
  • [30] Low Power Pipelined FFT Processor Architecture on FPGA
    Hassan, S. L. M.
    Sulaiman, N.
    Halim, I. S. A.
    2018 9TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC2018), 2018, : 31 - 34