共 50 条
[42]
A new high-speed 4-DOF parallel robot synthesis and modeling issues
[J].
IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION,
2003, 19 (03)
:411-420
[43]
FPGA Implementation of Sequence Detector for High-Speed PAM4 Wireline Transceiver
[J].
PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024,
2024,
:13-18
[44]
A C-Testable 4-2 Adder Tree for an Easily Testable High-Speed Multiplier
[J].
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS,
2010, E93D (10)
:2783-2791
[46]
Performance Evaluation for an Optimized 4/2 High-speed SRM Fed by Active Front-end Rectifier
[J].
2020 INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES (ICEM), VOL 1,
2020,
:1192-1198