共 50 条
- [41] Generation of Design Inputs for Diabetes Technology using Co-Design Methodology IFAC PAPERSONLINE, 2024, 58 (24): : 415 - 420
- [43] Chip-package co-design of a 4.7 GHz VCO ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 145 - 148
- [44] Analysis of VCO jitter in chip-package co-design 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 181 - 184
- [45] System Aware Floorplanning for Chip-Package Co-design 2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,
- [46] Chip Package Co-design and Physical Verification for Heterogeneous Integration PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 275 - 279
- [47] Chip-package co-design of a 4.7 GHz VCO 2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 301 - 306
- [48] EMI reduction by chip-package-board co-design 2014 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2014, : 946 - 951
- [49] Early Stage Chip/Package/Board Co-design Techniques for System-on-Chip 2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 21 - 24
- [50] Chip-package-board co-design for Complex System-on-Chip (SoC) 2010 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGE & SYSTEMS SYMPOSIUM, 2010,