CHIP-PKG-PCB Co-Design Methodology

被引:0
|
作者
Sato, Atsushi [1 ]
Kimura, Yoshiyuki [1 ]
Matsumura, Motoaki [1 ]
机构
[1] Fujitsu Semicond Ltd, Tokyo, Japan
来源
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For digital devices integrating an image-processing LSI, performance improvement, cost cutting and reduction of the time to market are essential conditions for surviving in the increasingly competitive global market. At the same time, more and more image-processing LSIs are taking the form of large-scale system-on-a-chip (SoC). It is becoming harder to design them as the degree of integration increases, and signal and power integrity issues are appearing due to their processing speed increase and voltage reduction. As a design methodology to address four challenges in recent SoC design (signal and power integrity issues, high-density design, reduction of design turnaround time [TAT], and cost cutting), Fujitsu Semiconductor has established chip-package-printed circuit board (CHIP-PKG-PCB) co-design methodology and made achievements contributing to first-shot full operation of SoCs and digital devices that integrate them. This paper presents our approach to the CHIP-PKG-PCB co-design for dealing with the four challenges above by giving case examples.
引用
收藏
页码:131 / 137
页数:7
相关论文
共 50 条
  • [41] Generation of Design Inputs for Diabetes Technology using Co-Design Methodology
    Hastings, Samuel L. S.
    Jessep, Lucy A.
    Campbell, Jake
    Wong, Jennifer Hoi Ki
    Holder-Pearson, Lui R.
    Chase, J. Geoffery
    IFAC PAPERSONLINE, 2024, 58 (24): : 415 - 420
  • [42] A software/hardware co-design methodology for embedded microprocessor core design
    Zhang, Y
    Ma, KK
    Yao, QD
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (04) : 1241 - 1246
  • [43] Chip-package co-design of a 4.7 GHz VCO
    Donnay, S
    Vaesen, K
    Pieters, P
    Diels, W
    Wambacq, P
    de Raedt, W
    Beyne, E
    Engels, M
    ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 145 - 148
  • [44] Analysis of VCO jitter in chip-package co-design
    Parthasarathy, H
    Nayak, G
    Mukund, PR
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 181 - 184
  • [45] System Aware Floorplanning for Chip-Package Co-design
    Pan, Tse-Han
    Franzon, Paul D.
    Srinivas, Vaishnav
    Nagarajan, Mahalingam
    Popovic, Darko
    2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,
  • [46] Chip Package Co-design and Physical Verification for Heterogeneous Integration
    Sankaranarayanan, Rajsaktish
    Srinivasan, Archanna
    Zaliznyak, Arch
    Mittai, Sreelekha
    PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 275 - 279
  • [47] Chip-package co-design of a 4.7 GHz VCO
    Vaesen, K
    Donnay, S
    Pieters, P
    Carchon, G
    Diels, W
    Wambacq, P
    De Raedt, W
    Beyne, E
    Engels, M
    Bolsens, I
    2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 301 - 306
  • [48] EMI reduction by chip-package-board co-design
    Kiyoshige, Sho
    Ichimura, Wataru
    Terasaki, Masahiro
    Kobayashi, Ryota
    Sudo, Toshio
    2014 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2014, : 946 - 951
  • [49] Early Stage Chip/Package/Board Co-design Techniques for System-on-Chip
    Tanaka, Mikiko Sode
    Toyama, Masahiro
    Mori, Ryo
    Nakashima, Hidenari
    Haida, Masahiro
    Ooshima, Izumi
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 21 - 24
  • [50] Chip-package-board co-design for Complex System-on-Chip (SoC)
    Patil, Mahendrasing
    Brahme, Amit
    Shust, Michael
    Coates, Keven
    Thatte, Shubhada
    Soman, Sreekanth
    Kumar, Kamal
    2010 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGE & SYSTEMS SYMPOSIUM, 2010,