CHIP-PKG-PCB Co-Design Methodology

被引:0
|
作者
Sato, Atsushi [1 ]
Kimura, Yoshiyuki [1 ]
Matsumura, Motoaki [1 ]
机构
[1] Fujitsu Semicond Ltd, Tokyo, Japan
来源
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For digital devices integrating an image-processing LSI, performance improvement, cost cutting and reduction of the time to market are essential conditions for surviving in the increasingly competitive global market. At the same time, more and more image-processing LSIs are taking the form of large-scale system-on-a-chip (SoC). It is becoming harder to design them as the degree of integration increases, and signal and power integrity issues are appearing due to their processing speed increase and voltage reduction. As a design methodology to address four challenges in recent SoC design (signal and power integrity issues, high-density design, reduction of design turnaround time [TAT], and cost cutting), Fujitsu Semiconductor has established chip-package-printed circuit board (CHIP-PKG-PCB) co-design methodology and made achievements contributing to first-shot full operation of SoCs and digital devices that integrate them. This paper presents our approach to the CHIP-PKG-PCB co-design for dealing with the four challenges above by giving case examples.
引用
收藏
页码:131 / 137
页数:7
相关论文
共 50 条
  • [31] Simulation and control co-design methodology for soft robotics
    Wu, Ke
    Zheng, Gang
    PROCEEDINGS OF THE 39TH CHINESE CONTROL CONFERENCE, 2020, : 3910 - 3914
  • [32] METHODOLOGY FOR THE HARDWARE/SOFTWARE CO-DESIGN OF DATAFLOW PROGRAMS
    Roquier, Ghislain
    Thavot, Richard
    Mattavelli, Marco
    2011 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2011, : 174 - 179
  • [33] A Survey of Hardware and Software Co-design Issues for System on Chip Design
    Kokila, J.
    Ramasubramanian, N.
    Indrajeet, S.
    ADVANCED COMPUTING AND COMMUNICATION TECHNOLOGIES, 2016, 452 : 41 - 49
  • [34] Circuit/Channel Co-Design Methodology for Multimode Signaling
    Yan, Zhuo
    Franzon, Paul D.
    Ayguen, Kemal
    Braunisch, Henning
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1356 - 1361
  • [35] System I/O Optimization with SoC, SiP, PCB Co-Design
    Mandavia, Humair
    Koga, Kazunari
    Bruening, Ralf
    Kontic, Nikola
    2015 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2015,
  • [36] System I/O optimization with SoC, SiP, PCB co-design
    Wang, Lance
    Advancing Microelectronics, 2019, 46 (06): : 16 - 20
  • [37] Electromagnetic Partitioning Methodology Towards Multi-Physics Chip-Package-Board Co-Design and Co-Simulation
    Wane, Sidina
    Bajon, Damienne
    ELECTROMAGNETICS AND NETWORK THEORY AND THEIR MICROWAVE TECHNOLOGY APPLICATIONS: A TRIBUTE TO PETER RUSSER, 2011, : 227 - 254
  • [38] A Methodology to Integrate Thermo-Mechanical Reliability Predictions into Co-Design of Flip-Chip-On-Lead Devices
    Gurrum, Siva P.
    Prakuzhy, Manu J.
    Li, Guangxu
    Lin, Hung-Yun
    Gandhi, Saumya
    Arroyo, J. Carlos
    Mortan, Frank
    Nangia, Amit
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1359 - 1364
  • [39] Antenna/On-Chip-Rectifier Co-Design Methodology for Micro-Watt Microwave Wireless Power Transfer
    Hashimoto, Takuma
    Tanzawa, Toru
    2022 IEEE 65TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS 2022), 2022,
  • [40] Chip-Package-Board Co-Design Methodology for Energy Harvesting DC-DC Boost Converters
    Gogolou, Vasiliki
    Kozalakis, Konstantinos
    Noulis, Thomas
    Siskos, Stylianos
    PROCEEDINGS OF THE 37TH CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS 2022), 2022, : 232 - 236