CHIP-PKG-PCB Co-Design Methodology

被引:0
|
作者
Sato, Atsushi [1 ]
Kimura, Yoshiyuki [1 ]
Matsumura, Motoaki [1 ]
机构
[1] Fujitsu Semicond Ltd, Tokyo, Japan
来源
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For digital devices integrating an image-processing LSI, performance improvement, cost cutting and reduction of the time to market are essential conditions for surviving in the increasingly competitive global market. At the same time, more and more image-processing LSIs are taking the form of large-scale system-on-a-chip (SoC). It is becoming harder to design them as the degree of integration increases, and signal and power integrity issues are appearing due to their processing speed increase and voltage reduction. As a design methodology to address four challenges in recent SoC design (signal and power integrity issues, high-density design, reduction of design turnaround time [TAT], and cost cutting), Fujitsu Semiconductor has established chip-package-printed circuit board (CHIP-PKG-PCB) co-design methodology and made achievements contributing to first-shot full operation of SoCs and digital devices that integrate them. This paper presents our approach to the CHIP-PKG-PCB co-design for dealing with the four challenges above by giving case examples.
引用
收藏
页码:131 / 137
页数:7
相关论文
共 50 条
  • [21] Hardware/software co-design methodology for design of embedded systems
    Abid, M
    Ben Ismail, T
    Changuel, A
    Valderrama, CA
    Romdhani, M
    Marchioro, GF
    Daveau, JM
    Jerraya, AA
    INTEGRATED COMPUTER-AIDED ENGINEERING, 1998, 5 (01) : 69 - 83
  • [22] IEC ESD Co-Design Methodology for On-Chip Protection at High Voltage Fault Tolerant Transceivers
    Kontos, Dimitrios
    Chen, Wensong
    Vashchenko, Vladislav
    2023 45TH ANNUAL EOS/ESD SYMPOSIUM, EOS/ESD, 2023,
  • [23] Chip and package co-design technique for clock networks
    Zhu, Q
    Dai, WWM
    1996 IEEE MULTI-CHIP MODULE CONFERENCE, PROCEEDINGS, 1996, : 160 - 163
  • [24] Chip-Package Co-Design Methodology for Global Co-Simulation of Re-Distribution Layers (RDL)
    Wane, Sidina
    Kuo, An-Yu
    2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 53 - +
  • [25] Challenges in IC-Package-PCB Co-design of an Advanced Flip-Chip PoP Package for a Mobile Application
    Lecoq, Xavier
    Cosmo, Stephane
    Bacle, Prem
    Devey, Corinne
    Bayet, Olivier
    Schwarz, Laurent
    2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
  • [26] Chip-Package-PCB Co-Design of Power Combiners in SESUB and WLCSP Technology with Re-Distribution Layers
    Thanh Vinh Dinh
    Wane, Sidina
    Lesenechal, Dominique
    Descamps, Philippe
    Leyssenne, Laurent
    Bajon, Damienne
    PROCEEDINGS OF THE 2018 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2018, : 20 - 23
  • [27] Affordable SLAM through the Co-Design of Hardware and Methodology
    Magnenat, Stephane
    Longchamp, Valentin
    Bonani, Michael
    Retornaz, Philippe
    Germano, Paolo
    Bleuler, Hannes
    Mondada, Francesco
    2010 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION (ICRA), 2010, : 5395 - 5401
  • [28] A NEW METHODOLOGY FOR CO-DESIGN - VIRTUAL SYSTEM INTEGRATION
    WILSON, J
    ELECTRONIC ENGINEERING, 1995, 67 (825): : S55 - &
  • [29] Efficient cryptographic hardware using the co-design methodology
    Mourelle, LD
    Nedjah, N
    ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, 2004, : 508 - 512
  • [30] (Invited) ESD-RFIC co-design methodology
    Guan, Xiaokang
    Wn, Xin
    Lin, Lin
    Chen, Guang
    Wang, Albert
    Liu, Hoinan
    Zhou, Yumei
    Chen, Hongi
    Yang, Lee
    Zhao, Bin
    2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 419 - +