共 50 条
- [22] IEC ESD Co-Design Methodology for On-Chip Protection at High Voltage Fault Tolerant Transceivers 2023 45TH ANNUAL EOS/ESD SYMPOSIUM, EOS/ESD, 2023,
- [23] Chip and package co-design technique for clock networks 1996 IEEE MULTI-CHIP MODULE CONFERENCE, PROCEEDINGS, 1996, : 160 - 163
- [24] Chip-Package Co-Design Methodology for Global Co-Simulation of Re-Distribution Layers (RDL) 2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 53 - +
- [25] Challenges in IC-Package-PCB Co-design of an Advanced Flip-Chip PoP Package for a Mobile Application 2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
- [26] Chip-Package-PCB Co-Design of Power Combiners in SESUB and WLCSP Technology with Re-Distribution Layers PROCEEDINGS OF THE 2018 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2018, : 20 - 23
- [27] Affordable SLAM through the Co-Design of Hardware and Methodology 2010 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION (ICRA), 2010, : 5395 - 5401
- [28] A NEW METHODOLOGY FOR CO-DESIGN - VIRTUAL SYSTEM INTEGRATION ELECTRONIC ENGINEERING, 1995, 67 (825): : S55 - &
- [29] Efficient cryptographic hardware using the co-design methodology ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, 2004, : 508 - 512
- [30] (Invited) ESD-RFIC co-design methodology 2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 419 - +