共 50 条
- [1] CHIP-PKG-PCB Co-design methodology Fujitsu Scientific and Technical Journal, 2013, 49 (01): : 131 - 137
- [2] SUPPLY INDUCED JITTER-AWARE TARGET IMPEDANCE METHODOLOGY TO SOLVE SIGNOFF CHIP-PKG-PCB CO-DESIGN FLOW PROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2019, : 1092 - 1094
- [3] A Chip-Package-Board Co-design Methodology 2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1082 - 1087
- [4] Chip-Package-PCB Co-Design for Optimization of Wireless Receiver Performance 2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 116 - 119
- [5] Chip-Package-PCB Thermal Co-Design for Hot Spot Analysis in SoC 2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 215 - 218
- [6] Enabling Terabit Per Second Switch Linecard Design Through Chip/Package/PCB Co-design 2010 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC 2010), 2010, : 585 - 590
- [7] Integrated Fluidic-Chip Co-Design Methodology for Digital Microfluidic Biochips ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2012, : 49 - 56
- [9] Chip-Package-PCB Co-Design: Dealing with Harmonic Desensitization in RF SoC/SiP 2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 113 - 115
- [10] ASIC and MEMS Co-Design Methodology PROCEEDINGS OF THE 2016 IEEE NORTH WEST RUSSIA SECTION YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (ELCONRUSNW), 2016, : 120 - 123