CHIP-PKG-PCB Co-Design Methodology

被引:0
|
作者
Sato, Atsushi [1 ]
Kimura, Yoshiyuki [1 ]
Matsumura, Motoaki [1 ]
机构
[1] Fujitsu Semicond Ltd, Tokyo, Japan
来源
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For digital devices integrating an image-processing LSI, performance improvement, cost cutting and reduction of the time to market are essential conditions for surviving in the increasingly competitive global market. At the same time, more and more image-processing LSIs are taking the form of large-scale system-on-a-chip (SoC). It is becoming harder to design them as the degree of integration increases, and signal and power integrity issues are appearing due to their processing speed increase and voltage reduction. As a design methodology to address four challenges in recent SoC design (signal and power integrity issues, high-density design, reduction of design turnaround time [TAT], and cost cutting), Fujitsu Semiconductor has established chip-package-printed circuit board (CHIP-PKG-PCB) co-design methodology and made achievements contributing to first-shot full operation of SoCs and digital devices that integrate them. This paper presents our approach to the CHIP-PKG-PCB co-design for dealing with the four challenges above by giving case examples.
引用
收藏
页码:131 / 137
页数:7
相关论文
共 50 条
  • [1] CHIP-PKG-PCB Co-design methodology
    Sato, Atsushi
    Kimura, Yoshiyuki
    Matsumura, Motoaki
    Fujitsu Scientific and Technical Journal, 2013, 49 (01): : 131 - 137
  • [2] SUPPLY INDUCED JITTER-AWARE TARGET IMPEDANCE METHODOLOGY TO SOLVE SIGNOFF CHIP-PKG-PCB CO-DESIGN FLOW
    Chang, Michael
    PROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2019, : 1092 - 1094
  • [3] A Chip-Package-Board Co-design Methodology
    Lee, Hsu-Chieh
    Chang, Yao-Wen
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1082 - 1087
  • [4] Chip-Package-PCB Co-Design for Optimization of Wireless Receiver Performance
    Sun, Ruey-Bo
    Chang, Po-Yang
    Wang, Ting-Kuang
    Hung, Chih-Ming
    2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 116 - 119
  • [5] Chip-Package-PCB Thermal Co-Design for Hot Spot Analysis in SoC
    Chen, Kidd
    Hsu, Ian
    Lee, Chungfa
    2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 215 - 218
  • [6] Enabling Terabit Per Second Switch Linecard Design Through Chip/Package/PCB Co-design
    Chen, Qinghua Bill
    Zhang, Jianmin
    Qiu, Kelvin
    Padilla, Darja
    Yang, Zhiping
    Scogna, Antonio C.
    Fan, Jun
    2010 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC 2010), 2010, : 585 - 590
  • [7] Integrated Fluidic-Chip Co-Design Methodology for Digital Microfluidic Biochips
    Huang, Tsung-Wei
    Chang, Jia-Wen
    Ho, Tsung-Yi
    ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2012, : 49 - 56
  • [8] Integrated Fluidic-Chip Co-Design Methodology for Digital Microfluidic Biochips
    Chang, Jia-Wen
    Yeh, Sheng-Han
    Huang, Tsung-Wei
    Ho, Tsung-Yi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (02) : 216 - 227
  • [9] Chip-Package-PCB Co-Design: Dealing with Harmonic Desensitization in RF SoC/SiP
    Han, Fu-Yi
    Wu, Wen Zhou
    Lee, Herbert
    Hsieh, Tony
    Tang, Tina
    Chen, Nan-Cheng
    2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 113 - 115
  • [10] ASIC and MEMS Co-Design Methodology
    Andryakov, Y.
    Anikina, A.
    Belyaev, Y.
    Belogurov, A.
    Kostygov, D.
    Puzankov, D.
    PROCEEDINGS OF THE 2016 IEEE NORTH WEST RUSSIA SECTION YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (ELCONRUSNW), 2016, : 120 - 123