共 50 条
- [41] Experimental characterization of switching noise and signal integrity in deep submicron integrated circuits 2000 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, SYMPOSIUM RECORD, 2000, : 107 - 112
- [42] Soft-error rate testing of deep-submicron integrated circuits ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 247 - +
- [43] Evaluation of epi layer resistivity effects in mixed-signal submicron CMOS integrated circuits 2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 569 - 572
- [44] SoC integration in deep submicron CMOS IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 653 - 656
- [45] Physics of deep submicron CMOS VLSI Physics of Semiconductors, Pts A and B, 2005, 772 : 1591 - 1594
- [46] Statistical Power Optimization of Deep-Submicron Digital CMOS Circuits Based on Structured Perceptron 2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 95 - 98
- [48] Impact of unrealistic worst case modeling on the performance of VLSI circuits in deep submicron CMOS technologies IEEE Trans Semicond Manuf, 4 (396-402):
- [49] An interconnect transient coupling induced noise susceptibility for dynamic circuits in deep submicron CMOS technology ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A256 - A259