Advanced failure detection techniques in deep submicron CMOS integrated circuits

被引:0
|
作者
Rubio, A [1 ]
Altet, J [1 ]
Mateo, D [1 ]
机构
[1] Univ Politecn Cataluna, Dept Elect Engn, Grp Design & Test High Performance Circuits, ES-08034 Barcelona, Spain
关键词
D O I
10.1016/S0026-2714(99)00122-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The test of present integrated circuits exhibits many confining aspects, among them the adequate selection of the observable variables, the use of combined testing approaches, an each time more restricted controllability and observability (physically and electrically) and finally the required testing time. In the paper these points are discussed and different nowadays-promising techniques exposed. Complementarily to the logic output variable analysis (both value and delay) three efficient detection and localisation techniques can be considered that are contemplated in this work: the detection of light, heat and leakage currents due to the presence of failures. In most of the cases it is not possible to differentiate clearly, like was in the past, the production testing, the in-field testing, the test and the localisation of the failure, making each time closer the fields of testing and failure analysis. (C) 1999 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:909 / 918
页数:10
相关论文
共 50 条
  • [41] Experimental characterization of switching noise and signal integrity in deep submicron integrated circuits
    Steinecke, T
    2000 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, SYMPOSIUM RECORD, 2000, : 107 - 112
  • [42] Soft-error rate testing of deep-submicron integrated circuits
    Heijmen, Tino
    Nieuwland, Andre
    ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 247 - +
  • [43] Evaluation of epi layer resistivity effects in mixed-signal submicron CMOS integrated circuits
    Liberali, V
    2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 569 - 572
  • [44] SoC integration in deep submicron CMOS
    Rickert, P
    Haroun, B
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 653 - 656
  • [45] Physics of deep submicron CMOS VLSI
    Buss, DD
    Physics of Semiconductors, Pts A and B, 2005, 772 : 1591 - 1594
  • [46] Statistical Power Optimization of Deep-Submicron Digital CMOS Circuits Based on Structured Perceptron
    Zjajo, Amir
    van der Meijs, Nick
    van Leuken, Rene
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 95 - 98
  • [47] Impact of unrealistic worst case modeling on the performance of VLSI circuits in deep submicron CMOS technologies
    Nardi, A
    Neviani, A
    Zanoni, E
    Quarantelli, M
    Guardiani, C
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1999, 12 (04) : 396 - 402
  • [48] Impact of unrealistic worst case modeling on the performance of VLSI circuits in deep submicron CMOS technologies
    IEEE
    不详
    不详
    不详
    IEEE Trans Semicond Manuf, 4 (396-402):
  • [49] An interconnect transient coupling induced noise susceptibility for dynamic circuits in deep submicron CMOS technology
    Lee, MK
    Darley, MH
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A256 - A259
  • [50] Power dissipation sources and possible control techniques in ultra deep submicron CMOS technologies
    Ekekwe, Ndubuisi
    Etienne-Cummings, Ralph
    MICROELECTRONICS JOURNAL, 2006, 37 (09) : 851 - 860