Advanced failure detection techniques in deep submicron CMOS integrated circuits

被引:0
|
作者
Rubio, A [1 ]
Altet, J [1 ]
Mateo, D [1 ]
机构
[1] Univ Politecn Cataluna, Dept Elect Engn, Grp Design & Test High Performance Circuits, ES-08034 Barcelona, Spain
关键词
D O I
10.1016/S0026-2714(99)00122-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The test of present integrated circuits exhibits many confining aspects, among them the adequate selection of the observable variables, the use of combined testing approaches, an each time more restricted controllability and observability (physically and electrically) and finally the required testing time. In the paper these points are discussed and different nowadays-promising techniques exposed. Complementarily to the logic output variable analysis (both value and delay) three efficient detection and localisation techniques can be considered that are contemplated in this work: the detection of light, heat and leakage currents due to the presence of failures. In most of the cases it is not possible to differentiate clearly, like was in the past, the production testing, the in-field testing, the test and the localisation of the failure, making each time closer the fields of testing and failure analysis. (C) 1999 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:909 / 918
页数:10
相关论文
共 50 条
  • [1] Optical Failure Analysis Technique in Deep Submicron CMOS Integrated Circuits
    Kim, Sunkwon
    Lee, Hyongmin
    Lee, Hyunjoong
    Woo, Jong-Kwan
    Cheon, Junho
    Kim, Hwan-Yong
    Park, Young June
    Kim, Suhwan
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2011, 11 (04) : 302 - 308
  • [2] Multigigahertz TSPC circuits in deep submicron CMOS
    Yuan, J
    Svensson, C
    PHYSICA SCRIPTA, 1999, T79 : 283 - 286
  • [3] Analog circuits in ultra-deep-submicron CMOS
    Annema, AJ
    Nauta, B
    van Langevelde, R
    Tuinhout, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (01) : 132 - 143
  • [4] Leakage current in deep-submicron CMOS circuits
    Roy, K
    Mukhopadhyay, S
    Mahmoodi-Meimand, H
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (06) : 575 - 600
  • [5] Fault tolerant techniques for integrated circuits in submicron and nanotechnologies
    Bacivarov, Angelica
    ADVANCED TOPICS IN OPTOELECTRONICS, MICROELECTRONICS, AND NANOTECHNOLOGIES III, 2007, 6635
  • [6] A methodology for the characterization of arithmetic circuits on CMOS deep submicron technologies
    Estrada, A
    Jiménez, CJ
    Valencia, M
    VLSI Circuits and Systems II, Pts 1 and 2, 2005, 5837 : 902 - 912
  • [7] The impact of scaling down to deep submicron on CMOS RF circuits
    Huang, QT
    Piazza, F
    Orsatti, P
    Ohguro, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (07) : 1023 - 1036
  • [8] Advanced photo integrated circuits in CMOS technology
    Zimmermann, H
    Ghazi, A
    Heide, T
    Popp, R
    Buchner, R
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 1030 - 1035
  • [9] Characterization of crosstalk noise in submicron CMOS integrated circuits: An experimental view
    Fourniols, JY
    Roca, M
    Caignet, F
    Sicard, E
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 1998, 40 (03) : 271 - 280
  • [10] Characterization of crosstalk noise in submicron CMOS integrated circuits: An experimental view
    Cent Natl de la Recherche, Scientifique, Toulouse, France
    IEEE Trans Electromagn Compat, 3 (271-280):