Systematic Design of High-Performance Hybrid Cascaded Multilevel Inverters With Active Voltage Balance and Minimum Switching Losses

被引:76
作者
Mariethoz, Sebastien [1 ]
机构
[1] ETH, Automat Control Lab, CH-8092 Zurich, Switzerland
关键词
AC-DC power converters; asymmetrical multilevel inverters; cascade multilevel inverters; hybrid multilevel inverters; multilevel converters; multilevel topologies; pulse width modulation converters; series connected converters; CONVERTERS;
D O I
10.1109/TPEL.2012.2222446
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hybrid cascade multilevel inverters combine semiconductor devices of different voltage ratings and technologies, which theoretically allow high efficiency to be achieved. The bottlenecks of these topologies are, however, the need for isolated supplies for the cells and the lack of modularity. This paper focuses on the design and control of high-resolution, high-efficiency multilevel inverters with simplified dc power supplies. It introduces several rules for systematically designing the dc voltages of the cells, for which all unsupplied capacitor voltages can be regulated. Six classes of inverters are obtained covering single- and three-phase, staircase and pulsewidth-modulated (PWM) inverters. New configurations of hybrid cascade multilevel inverters are obtained for each class. A double modulation strategy with two different frequencies is proposed that allows switching losses of PWM inverters to be reduced. Decoupled mechanisms are proposed for the total and internal energy balances. It is shown how to make the design robust by taking into account conversion losses and large dc-voltage imbalances in the design and control. An analysis of the maximum voltage utilization and efficiency of the resulting configurations is carried out. The effectiveness of the novel concepts is validated experimentally for two of the proposed topologies.
引用
收藏
页码:3100 / 3113
页数:14
相关论文
共 22 条
[1]  
*CHS ENG, 2002, DAVID DEV SYST
[2]  
Damiano A., 1997, EPE'97. 7th European Conference on Power Electronics and Applications, P216
[3]  
Delmas L., 2001, PCIM 2001, V43, P63
[4]   Fundamental Frequency Switching Strategies of a Seven-Level Hybrid Cascaded H-Bridge Multilevel Inverter [J].
Du, Zhong ;
Tolbert, Leon M. ;
Ozpineci, Burak ;
Chiasson, John N. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (1-2) :25-33
[5]   Enhancing the reliability of modular medium-voltage drives [J].
Hammond, PW .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2002, 49 (05) :948-954
[6]   Analysis and Design of Active NPC (ANPC) Inverters for Fault-Tolerant Operation of High-Power Electrical Drives [J].
Li, Jun ;
Huang, Alex Q. ;
Liang, Zhigang ;
Bhattacharya, Subhashish .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2012, 27 (02) :519-533
[7]   Advanced control and analysis of cascaded multilevel converters based on P-Q compensation [J].
Lu, Shuai ;
Corzine, Keith A. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2007, 22 (04) :1242-1252
[8]   Hybrid multilevel power conversion system: A competitive solution for high-power applications [J].
Manjrekar, MD ;
Steimer, PK ;
Lipo, TA .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2000, 36 (03) :834-841
[9]  
Marchesoni M., 1988, PESC '88 Record. 19th Annual IEEE Power Electronics Specialists Conference (Cat. No.88CH2523-9), P122, DOI 10.1109/PESC.1988.18125
[10]   Resolution and efficiency improvements for three-phase cascade multilevel inverters [J].
Mariethoz, S ;
Rufer, A .
PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, :4441-4446