An Improved Edge Antialiasing Method for 3D Graphics Pipeline

被引:0
|
作者
Zhou, Fangfei [1 ]
Sun, Yong [1 ]
机构
[1] Zhejiang Econ & Trade Polytech, Hangzhou 310018, Peoples R China
关键词
Edge Antialiasing; Graphics Pipeline; Low-cost;
D O I
10.4028/www.scientific.net/AMM.160.323
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
In this paper, we proposed an improved antialiasing method for graphics hardware. We first give a detail introduction for the edge antialiasing methods which are popular now. Then, an improved edge antialiasing method is proposed. The basic idea of this method is that we employ five scanlines to scan all the sampling occurently. Thus, every three samples will be formed into a final sample and be stored into a unused storage space. Actually, this method is feasible to be implemented by hardware since it is low-cost. Experimental results show that our method can achieve good appearance.
引用
收藏
页码:323 / 326
页数:4
相关论文
共 50 条
  • [1] CUSTOM VLSI IN THE 3D GRAPHICS PIPELINE
    THAYER, LJ
    HEWLETT-PACKARD JOURNAL, 1989, 40 (06): : 74 - 77
  • [2] A Parallel Implementation of 3D Graphics Pipeline
    Fu, Wenjiong
    Li, Tao
    Zhang, Yuxiang
    ADVANCES IN NATURAL COMPUTATION, FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY, ICNC-FSKD 2022, 2023, 153 : 1346 - 1354
  • [3] A DCC pipeline for native 3D graphics in browsers
    Ulbrich, Christian
    Lehmann, Claus
    WEB3D 2012, 2012, : 175 - 178
  • [4] FPGA IMPLEMENTATION OF A SIMPLE 3D GRAPHICS PIPELINE
    Kasik, Vladimir
    Kurecka, Ales
    ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2015, 13 (01) : 39 - 47
  • [5] A graphics pipeline for making 3D as cool as text
    Thomas, M
    COMPUTER GRAPHICS-US, 2004, 38 (01): : 22 - 25
  • [6] 3D graphics pipeline enabled for MPEG2 decoding
    La Vigna, Daniele
    Pau, Danilo
    Borneo, Antonio
    ICCE: 2007 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2007, : 513 - +
  • [7] 3D graphics
    Shandle, J
    ELECTRONIC DESIGN, 1996, 44 (11) : 18 - 18
  • [8] Design and evaluation of a multimedia computing architecture based on a 3D graphics pipeline
    Chung, CY
    Managuli, RA
    Kim, Y
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2002, : 243 - 252
  • [9] A SIMD-accelerated Software Rendering Pipeline for 3D Graphics Processing
    Yu, Eric Shianda
    Chen, Chung-Ho
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 440 - 443
  • [10] Implementation of 3D Graphics Accelerator using Full Pipeline Scheme on FPGA
    Kim, Kyungsu
    Hoosung-Lee
    Cho, Seonghyun
    Park, Seongmo
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 536 - 539