Design of an efficient digital down-converter for a SDR-based DVB-S receiver

被引：0

作者：

Perez-Pascual, A. ^{[1
]}

Sansaloni, T. ^{[1
]}

Torres, V. ^{[1
]}

Almenar, V. ^{[1
]}

Valls, J. ^{[1
]}

机构：

[1] Univ Politecn Valencia, Inst Telecommun & Multimedia Applicat, Gandia 46730, Spain

来源：

2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3 | 2007年

关键词：

D O I：

10.1109/ECCTD.2007.4529585

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the design of an area-power efficient digital down-converter suitable for broadband communication systems. The DVB-S standard has been used as a design example. It has been shown that by selecting a band-pass sampling to generate only one spectral image, the case in which the relationship between the digital carrier frequency and the sampling frequency is 1/4, not only gives the smallest area but the lowest power consumption.

引用

页码：256 / 259

页数：4

共 33 条

[31] Design of an efficient optical analog-to-digital converter using silicon waveguide based all-optical synchronous up counter [J].

Vartika Rao ;

Sanjoy Mandal .

Optical and Quantum Electronics, 2022, 54

[32] A novel OFDM-based Radar and Communication System Design using Digital IQ-Modulation and 52 GS/s Direct-RF Data Converter [J].

Waldmann, Silvio ;

Ordouei, Helia ;

Gerfers, Friedel .

2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, :452-456

[33] A 25-Gb/s 270-mW Time-to-Digital Converter-Based 8x Oversampling Input-Delayed Data-Receiver in 45-nm SOI CMOS [J].

Rehman, Sami Ur ;

Khafaji, Mohammad Mahdi ;

Carta, Corrado ;

Ellinger, Frank .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (11) :3720-3733

← 1 2 3 4 →