共 50 条
- [23] Layout techniques for on-chip interconnect inductance reduction ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 269 - 273
- [24] Figures of merit to characterize the importance of on-chip inductance 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 560 - 565
- [25] Global interconnect optimization in the presence of on-chip inductance 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 885 - 888
- [26] On the magnetic field extraction for on-chip inductance calculation SISPAD 2007: SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2007, 2007, : 349 - 352
- [27] On-chip inductance in X architecture enabled design ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 452 - +
- [28] Performance criteria for evaluating the importance of on-chip inductance ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A244 - A247
- [30] Circuit-aware on-chip inductance extraction PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 245 - 248