Unified Inductance Calculations for On-Chip Planar Spirals

被引:1
|
作者
Xie, Shuangwen [1 ,2 ]
Fu, Jun [1 ,2 ]
机构
[1] Tsinghua Univ, Sch Integrated Circuits, Beijing, Peoples R China
[2] Tsinghua Univ, BNRist, Beijing, Peoples R China
关键词
on-chip planar inductors; inductance calculations; unified form; integrated circuit design;
D O I
10.1109/ICECS202256217.2022.9971015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Four unified calculations with only coefficients dependent are proposed for the DC inductance of common on-chip spirals of square, hexagon, octagon and circle. The first two algorithms are based on the derivation of Neumann integral, which evaluate the inductance according to turns rather than discrete segments. The latter two expressions are obtained from a simple modification of published expressions by considering the metal thickness. An automatic script is employed to generate hundreds of thousands of inductor layouts for electromagnetic (EM) simulation. By comparison with the simulated predictions, the proposed calculations show typical errors within around 1-3%, which are competitive for the modeling, design and optimization of integrated inductors.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] High-frequency on-chip inductance model
    Sim, SP
    Lee, K
    Yang, CY
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (12) : 740 - 742
  • [22] Effects of on-chip inductance on power distribution grid
    Muramatsu, A
    Hashimoto, M
    Onodera, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (12) : 3564 - 3572
  • [23] Layout techniques for on-chip interconnect inductance reduction
    Tu, SW
    Jou, JY
    Chang, YW
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 269 - 273
  • [24] Figures of merit to characterize the importance of on-chip inductance
    Ismail, YI
    Friedman, EG
    Neves, JL
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 560 - 565
  • [25] Global interconnect optimization in the presence of on-chip inductance
    Roy, Abinash
    Chowdhury, Masud H.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 885 - 888
  • [26] On the magnetic field extraction for on-chip inductance calculation
    Nentchev, A.
    Selberherr, S.
    SISPAD 2007: SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2007, 2007, : 349 - 352
  • [27] On-chip inductance in X architecture enabled design
    Shah, Santosh
    Sinha, Arani
    Song, Li
    Arora, Narain D.
    ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 452 - +
  • [28] Performance criteria for evaluating the importance of on-chip inductance
    Ismail, YI
    Friedman, EG
    Neves, JL
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A244 - A247
  • [29] Novel layout technique for on-chip inductance minimization
    Dao, V. T. S.
    Etoh, T. G.
    Tanaka, M.
    Akino, T.
    MICROELECTRONICS INTERNATIONAL, 2009, 26 (03) : 3 - 8
  • [30] Circuit-aware on-chip inductance extraction
    Hu, HT
    Sapatnekar, SS
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 245 - 248