A 0.338 cm3, Artifact-Free, 64-Contact Neuromodulation Platform for Simultaneous Stimulation and Sensing

被引：45

作者：

Rozgic, Dejan ^{[1
]}

Hokhikyan, Vahagn ^{[2
]}

Jiang, Wenlong ^{[2
]}

Akita, Ippei ^{[3
]}

Basir-Kazeruni, Sina ^{[2
]}

Chandrakumar, Hariprasad ^{[2
]}

Markovic, Dejan ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Parallel Data Architectures Grp, Los Angeles, CA 90095 USA

[2] Univ Calif Los Angeles, Elect & Comp Engn Dept, Los Angeles, CA 90095 USA

[3] Natl Inst Adv Ind Sci & Technol, Tsukuba, Ibaraki 3058568, Japan

来源：

IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS | 2019年 / 13卷 / 01期

关键词：

Artifact rejection; current-controlled stimulation; high dynamic range; implant-grid; neural probe; neural recording; neuromodulation; wireless power transfer; INTEGRATED-CIRCUIT; RECTIFIER; CHIP; DESIGN; SYSTEM; NOISE;

D O I：

10.1109/TBCAS.2018.2889040

中图分类号：

R318 [生物医学工程];

学科分类号：

0831 ;

摘要：

Neuromodulation (NM) is the alteration of nervous tissue function through targeted delivery of a stimulus, such as electrical stimulation, into the affected neurological sites in the body. We present a bidirectional NM interface that features 100 mV(pp) linear input range and ability to sense data concurrent with stimulation (without blanking). The system includes a flexible 8-driver-to-64-contact custom waveform stimulator able to deliver up to 5.1 mA per driver and a 64-contact sensing unit with online blind artifact rejection unit. This artifact rejection unit removes stimulation artifacts from recorded data and allows extraction of neural biomarkers. The NM interface also features an efficient, integrated power management unit that can support various power delivery options. The proposed 64-contact interface satisfies design requirements of human-grade brain implants at unprecedented level of electronic miniaturization compared to state-of-the-art.

引用

页码：38 / 55

页数：18

共 47 条

[41]

Pan JC, 2017, ISSCC DIG TECH PAP I, P382, DOI 10.1109/ISSCC.2017.7870421

[42] Power efficient charge pump in deep submicron standard CMOS technology [J].

Pelliconi, R ;

Iezzi, D ;

Baroni, A ;

Pasotti, M ;

Rolandi, PL .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (06) :1068-1071

[43]

Rozgic D., 2017, THESIS

[44]

Rozgic D., 2017, P IEEE BIOM CIRC SYS, P1

[45] Adaptive deep brain stimulation for Parkinson's disease using motor cortex sensing [J].

Swann, Nicole C. ;

de Hemptinne, Coralie ;

Thompson, Margaret C. ;

Miocinovic, Svjetlana ;

Miller, Andrew M. ;

Gilron, Ro'ee ;

Ostrem, Jill L. ;

Chizeck, Howard J. ;

Starr, Philip A. .

JOURNAL OF NEURAL ENGINEERING, 2018, 15 (04)

[46] A high-efficiency DC-DC converter using 2 nH integrated inductors [J].

Wibben, Josh ;

Harjani, Ramesh .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) :844-854

[47] A 13.56 MHz 40 mW CMOS High-Efficiency Inductive Link Power Supply Utilizing On-Chip Delay-Compensated Voltage Doubler Rectifier and Multiple LDOs for Implantable Medical Devices [J].

Wu, Chung-Yu ;

Qian, Xin-Hong ;

Cheng, Ming-Seng ;

Liang, Yu-An ;

Chen, Wei-Ming .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (11) :2397-2407

← 1 2 3 4 5 →