On-line learning delivery decision support system for highly product mixed semiconductor foundry

被引:5
作者
Yu, CY [1 ]
Huang, HP [1 ]
机构
[1] Natl Taiwan Univ, Dept Mech Engn, Robot Lab, Taipei 10660, Taiwan
关键词
backpropagation neural network (BPNN); cycle time estimation; decision support system; tool group move; tool model;
D O I
10.1109/66.999604
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A production learning system (PLS) based on the tool model was constructed as a decision support and real-time information update system to forecast the cycle time. A tool model includes a waiting model and a processing model. Each of the waiting and processing models uses a backpropagation neural network to establish the relationship between the input and output (time) of the model. Hence, cycle time estimation, tool group move and confirm line item performance (CLIP) value can be obtained based on the memory stored in the neural network. The result shows that the forecasting ability of the PLS has an error rate below 8% on average.
引用
收藏
页码:274 / 278
页数:5
相关论文
共 9 条
  • [1] A queueing network model for semiconductor manufacturing
    Connors, DP
    Feigin, GE
    Yao, DD
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1996, 9 (03) : 412 - 427
  • [2] TRADE-OFFS IN CYCLE TIME MANAGEMENT - HOT LOTS
    EHTESHAMI, B
    PETRAKIAN, RG
    SHABE, PM
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1992, 5 (02) : 101 - 106
  • [3] JUANG JY, 2000, P 2000 IEEE INT C RO, P3389
  • [4] Due-date based scheduling and control policies in a multiproduct semiconductor wafer fabrication facility
    Kim, YD
    Kim, JU
    Lim, SK
    Jun, HB
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1998, 11 (01) : 155 - 164
  • [5] LU CH, 1994, IEEE T SEMICONDUCT M, V7, P374
  • [6] LU CY, 1999, P NAT C AUT TECHN CH, P271
  • [7] DISTRIBUTED SCHEDULING BASED ON DUE DATES AND BUFFER PRIORITIES
    LU, SH
    KUMAR, PR
    [J]. IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1991, 36 (12) : 1406 - 1416
  • [8] Vepsalainen A. P. J., 1988, Journal of Manufacturing and Operations Management, V1, P102
  • [9] SCHEDULING SEMICONDUCTOR WAFER FABRICATION
    WEIN, LM
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1988, 1 (03) : 115 - 130