Central Switch Noded Mesh Architecture (CSNM)

被引：0

作者：

Nambiar, Sandeep Gopi ^{[1
]}

Swaminathan, K. ^{[1
]}

Lakshminarayanan, G. ^{[1
]}

Seok-Bum, Ko ^{[2
]}

机构：

[1] Natl Inst Technol, Dept ECE, Tiruchirappalli 620015, Tamil Nadu, India

[2] Univ Sasketchewan, Dept EE & CS, Saskatoon, SK S7N 5A1, Canada

来源：

2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS) | 2014年

关键词：

Multicasting; Adaptive; Congestion; Global traffic; Switching Nodes; Network on Chip;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a novel mesh based architecture named as Central Switch Noded Mesh architecture (CSNM) with Switching Nodes (SWN) placed at the center of each square block of mesh topology is proposed. The SWNs form a subnetwork inside the actual mesh network and examines the global traffic and informs the router as it routes its packets adaptively. We have also defined an adaptive routing algorithm for unicasting(UC) and a multicasting (MC) routing. The architectnre along with its adaptive routing algorithm detects deadlock and avoids it by deviating the traffic through the diagonal link. The proposed routing algorithm is fully adaptive as the packets are free to move in all the directions (except the incoming directions). MC routing algorithm lessens latency and improves performance when compared to other MC based routing algorithms. The result analysis shows an improvement in throughput and reduction of latency with anegligible area overhead.

引用

页数：5

共 30 条

[21] Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration [J].

Feng, Yinxiao ;

Ma, Kaisheng .

SC24: INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2024, 2024,

[22] UPM-NoC: Learning Based Framework to Predict Performance Parameters of Mesh Architecture in On-Chip Networks [J].

Kumar, Anil ;

Talawar, Basavaraj .

INTELLIGENT COMPUTING TECHNIQUES FOR SMART ENERGY SYSTEMS, 2020, 607 :723-733

[23] NexusCIM: High-Throughput Multi-CIM Array Architecture with C-Mesh NoC and Hub Cores [J].

Kim, Iiyunmin ;

Ryu, Sungju .

2024 IEEE 42ND INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD, 2024, :401-408

[24] L2STAR: A Star Type Level-2 2D Mesh Architecture for NoC [J].

Ghosal, Prasun ;

Das, Tuhin Subhra .

2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, :155-159

[25] A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms [J].

Dehghani, Abbas ;

Jamshidi, Kamal .

JOURNAL OF SUPERCOMPUTING, 2015, 71 (08) :3116-3148

[26] A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms [J].

Abbas Dehghani ;

Kamal Jamshidi .

The Journal of Supercomputing, 2015, 71 :3116-3148

[27] High-Performance 3D Mesh-Based NOC Architecture Using Node-Layer Clustering [J].

Habibi, Navid ;

Salehnamadi, M. Reza ;

Khademzadeh, Ahmad .

IETE JOURNAL OF RESEARCH, 2023, 69 (01) :509-524

[28] Multi-Application based Network-on-Chip Design for Mesh-of-Tree topology using Global Mapping and Reconfigurable Architecture [J].

Upadhyay, Mohit ;

Shah, Monil ;

Bhanu, P. Veda ;

Soumya, J. ;

Cenkarmaddi, Linga Reddy .

2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, :527-528

[29] PMCNOC: A Pipelining Multi-channel Central Caching Network-on-chip Communication Architecture Design [J].

N. Wang ;

A. Sanusi ;

P. Y. Zhao ;

M. Elgamel ;

M. A. Bayoumi .

Journal of Signal Processing Systems, 2010, 60 :315-331

[30] PMCNOC: A Pipelining Multi-channel Central Caching Network-on-chip Communication Architecture Design [J].

Wang, N. ;

Sanusi, A. ;

Zhao, P. Y. ;

Elgamel, M. ;

Bayoumi, M. A. .

JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 60 (03) :315-331

← 1 2 3 →