Central Switch Noded Mesh Architecture (CSNM)

被引：0

作者：

Nambiar, Sandeep Gopi ^{[1
]}

Swaminathan, K. ^{[1
]}

Lakshminarayanan, G. ^{[1
]}

Seok-Bum, Ko ^{[2
]}

机构：

[1] Natl Inst Technol, Dept ECE, Tiruchirappalli 620015, Tamil Nadu, India

[2] Univ Sasketchewan, Dept EE & CS, Saskatoon, SK S7N 5A1, Canada

来源：

2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS) | 2014年

关键词：

Multicasting; Adaptive; Congestion; Global traffic; Switching Nodes; Network on Chip;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a novel mesh based architecture named as Central Switch Noded Mesh architecture (CSNM) with Switching Nodes (SWN) placed at the center of each square block of mesh topology is proposed. The SWNs form a subnetwork inside the actual mesh network and examines the global traffic and informs the router as it routes its packets adaptively. We have also defined an adaptive routing algorithm for unicasting(UC) and a multicasting (MC) routing. The architectnre along with its adaptive routing algorithm detects deadlock and avoids it by deviating the traffic through the diagonal link. The proposed routing algorithm is fully adaptive as the packets are free to move in all the directions (except the incoming directions). MC routing algorithm lessens latency and improves performance when compared to other MC based routing algorithms. The result analysis shows an improvement in throughput and reduction of latency with anegligible area overhead.

引用

页数：5

共 30 条

[1] ReNo: novel switch architecture for reliability improvement of NoCs [J].

Zahra Shirmohammadi ;

Yassin Allivand ;

Fereshte Mozafari ;

Ahmad Patooghy ;

Mona Jalal ;

Sanaz Kazemi Abharian .

The Journal of Supercomputing, 2023, 79 :2801-2818

[2] ReNo: novel switch architecture for reliability improvement of NoCs [J].

Shirmohammadi, Zahra ;

Allivand, Yassin ;

Mozaffari, Fereshteh ;

Patooghy, Ahmad ;

Jalal, Mona ;

Abharian, Sanaz Kazemi .

JOURNAL OF SUPERCOMPUTING, 2023, 79 (03) :2801-2818

[3] Cross By Pass-Mesh Architecture for on-Chip Communication [J].

Gulzari, Usman Ali ;

Anjum, Sheraz ;

Agha, Shahrukh .

2015 IEEE 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SYSTEMS-ON-CHIP (MCSOC), 2015, :267-274

[4] Fault Tolerant Mesh based Network-on-Chip Architecture [J].

Chatterjee, Navonil ;

Chattopadhyay, Santanu .

2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, :417-420

[5] Switch-based interconnect architecture for future systems on chip [J].

Pande, PP ;

Grecu, C ;

Ivanov, A ;

Saleh, R .

VLSI CIRCUITS AND SYSTEMS, 2003, 5117 :228-237

[6] Chain-Mapping for mesh based Network-on-Chip architecture [J].

Tavanpour, Misagh ;

Khademzadeh, Ahmad ;

Janidarmian, Majid .

IEICE ELECTRONICS EXPRESS, 2009, 6 (22) :1535-1541

[7] Modeling and evaluation of a shared memory design for a mesh topology NoC architecture [J].

Hillung, Emil ;

Holsmark, Rickard ;

Kumar, Shashi .

WMSCI 2005: 9TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL 4, 2005, :13-18

[8] A performance enhanced dual-switch network-on-chip architecture [J].

Zeng, Lian ;

Jiang, Xin ;

Watanabe, Takahiro .

IPSJ Transactions on System LSI Design Methodology, 2015, 8 :85-94

[9] Power Efficiency of Switch Architecture Extensions for Fault Tolerant NoC Design [J].

Ghiribaldi, Alberto ;

Strano, Alessandro ;

Favalli, Michele ;

Bertozzi, Davide .

2012 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC), 2012,

[10] An Efficient Switch for Fat Tree Network-on-Chip Interconnection Architecture [J].

Sllame, Azeddien M. ;

Alasar, Asma .

2012 INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND INDUSTRIAL INFORMATICS (ICCSII), 2012,

← 1 2 3 →