Power Analysis for Asynchronous Network-on-Chip

被引：0

作者：

Abd El Ghany, Mohamed A. ^{[1
,2
]}

Reehal, Gursharan ^{[3
]}

Ismail, Mohammed ^{[4
]}

机构：

[1] German Univ Cairo, Dept Elect Engn, Cairo, Egypt

[2] Tech Univ Darmstadt, Dept Elect Engn & Informat Technol, Darmstadt, Germany

[3] Ohio State Univ, Dept Elect & Comp Engn, Columbus, OH 43210 USA

[4] Ohio State Univ, Columbus, OH 43210 USA

来源：

IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING | 2013年 / 8卷

关键词：

NoC; GALS; low power; power analysis; INTERCONNECT; INTERFACES;

D O I：

10.1002/tee.21921

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An asynchronous architecture is proposed to achieve a low-power network-on-chip (NoC). The area of the asynchronous switch is increased by 25% as compared to the synchronous switch. However, the power dissipation of the asynchronous architecture could be decreased by up to 55%. Even though clock gating is used, the asynchronous design achieves significant power reduction of 28%. The total metal resource required to implement the asynchronous design is decreased by up to 12%. As technology advances and network density increases, the reduction in power dissipation reaches 22% for 256 IPs with the same chip size. The asynchronous butterfly fat tree (BFT) architecture dissipates the minimum power as compared to other NoC topologies. (c) 2013 Institute of Electrical Engineers of Japan. Published by John Wiley & Sons, Inc.

引用

页码：S72 / S80

页数：9

共 50 条

[21] A power and energy exploration of Network-on-Chip architectures
Banerjee, Arnab
Mullins, Robert
Moore, Simon
NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 163 - +
[22] Power and performance analysis of 3D network-on-chip architectures
Halavar, Bheemappa
Talawar, Basavaraj
COMPUTERS & ELECTRICAL ENGINEERING, 2020, 83
[23] A systematic analysis of power saving techniques for wireless network-on-chip architectures
Yazdanpanah, Fahimeh
Afsharmazayejani, Raheel
JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 126
[24] Power Optimal Network-on-Chip Interconnect Design
Vikas, G.
Kuri, Joy
Varghese, Kuruvilla
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 147 - 150
[25] A power and performance model for network-on-chip architectures
Banerjee, N
Vellanki, P
Chatha, KS
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1250 - 1255
[26] Modular asynchronous network-on-chip: Application to GALS systems rapid prototyping
Quartana, Jerome
Fesquet, Laurent
Renaudin, Marc
VLSI-SOC: FROM SYSTEMS TO SILICON, 2007, 240 : 195 - +
[27] Router Designs for an Asynchronous Time-Division-Multiplexed Network-on-Chip
Kasapaki, Evangelia
Sparso, Jens
Sorensen, Rasmus Bo
Goossens, Kees
16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 319 - 326
[28] Communication analysis for network-on-chip design
Siebenborn, A
Bringmann, O
Rosenstiel, W
INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, 2004, : 315 - 320
[29] AFTER: Asynchronous Fault-Tolerant Router Design in Network-on-Chip
Ouyang, Yiming
Chen, Qi
Wang, Xiumin
Ouyang, Xiaoye
Liang, Huaguo
Du, Gaoming
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (06)
[30] Intelligent computation techniques for optimization of the shortest path in an asynchronous network-on-chip
Ilamathi, K.
Rangarajan, P.
CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (Suppl 1): : 335 - 346

← 1 2 3 4 5 →