FPGA implementation of an 8-bit simple processor

被引:0
作者
Ayeh, E. [1 ]
Agbedanu, K. [1 ]
Morita, Y. [1 ]
Adamo, O. [1 ]
Guturu, P. [1 ]
机构
[1] Univ N Texas, Dept Elect Engn, Denton, TX 76207 USA
来源
2008 IEEE REGION 5 CONFERENCE | 2008年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Since its "birth" in 1971, embedded microprocessor has been widely used as a tool for technological innovations and cost reduction. Its speed and programmability are the main characteristics determining its performance. Therefore, for a design to be competitive, its processor has to fit the following characteristics: relatively inexpensive, flexible, adaptable, fast, and reconfigurable. A solution to this is the use of Field-programmable gate arrays (FPGA) as design tool. This paper describes the realization of an 8-bit FPGA based simple processor. Our system was implemented on the Xilinx Spartan 3 xc3s200FT256 using ISE foundation 8.1 and VHDL. 132 (6%) of the slices, 351 Bels were used. A maximum frequency of 95.364 MHz was reached with a minimum period of 10.486 ns.
引用
收藏
页码:158 / 162
页数:5
相关论文
共 7 条
  • [1] ACHERY G, 2005, FIELD PROGR LOG APPL, P519
  • [2] [Anonymous], 2005, CASES 05
  • [3] BALAKRISHNAN VS, 2000, P 2000 ACM SIGDA 18, P218
  • [4] CHIOU D., 2006, P 2 WORKSH ARCH RES
  • [5] FRYER R, 2005, SIGBED REV 2, V2, P39
  • [6] MAYERLINDENBERG F, 2006, FIELD PROGR TECHN 20, P317
  • [7] NAGAONKAR Y, P 2006 WORLD C COMP, P169