High-level synthesis through transforming VHDL models

被引：0

作者：

Prihozhy, A ^{[1
]}

机构：

[1] Belarussian State Polytech, Minsk, BELARUS

来源：

SYSTEM-ON-CHIP METHODOLOGIES & DESIGN LANGUAGES | 2001年

关键词：

high-level synthesis; VHDL; behavioral model transformation; scheduling; allocation; binding; design space exploration;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper a method of transforming a behavioral VHDL-model to a functionally equivalent model with one basic block is proposed. High-level synthesis techniques including scheduling, allocation, and binding are modified for the model. These reduce the number of control steps, FSM states, state transitions, functional and storage units in an RTL-structure.

引用

页码：135 / 146

页数：12

共 11 条

[1]

BERGAMASCHI RA, 1993, NATO ADV SCI INST SE, V249, P195

[2] SYNTHESIZING CIRCUITS FROM BEHAVIORAL DESCRIPTIONS [J].

CAMPOSANO, R ;

ROSENSTIEL, W .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (02) :171-180

[3]

Gajski D.D., 1992, High-level synthesis: introduction to chip and system design

[4]

HWANG T, 1991, IEEE T CAD, V10

[5]

JERRAYA AA, 1993, P EUR DES AUT CONF 9

[6]

PRIHOZHY A, 1996, IEEE DESIGN TEST SPR, P26

[7]

PRIHOZHY A, 1992, T PHYSICS MATH, P86

[8]

PRIHOZHY A, 1998, P DATE 98

[9]

PRIHOZHY AA, 1994, TRANSFORMATIONS BEHA

[10]

ROSENSTEIL W, 1993, P WORKSH DES METH MI, P405

← 1 2 →