Comparative Analysis of Harmonic Reduction in Multilevel Inverter

被引：0

作者：

Karnik, Neha ^{[1
]}

Singla, Deepshikha ^{[1
]}

Sharma, P. R. ^{[2
]}

机构：

[1] MRIU, Elect & Elect Engn, Faridabad, Haryana, India

[2] YMCAUST, Elect & Elect Engn, Faridabad, India

来源：

2012 IEEE FIFTH POWER INDIA CONFERENCE | 2012年

关键词：

Cascaded Multilevel Inverter; Harmonics; Multilevel Inverters; Power Quality; Pulse Width Modulation (PWM); ELIMINATION PWM; CONVERTERS; TOPOLOGIES; STATCOM;

D O I：

暂无

中图分类号：

TE [石油、天然气工业]; TK [能源与动力工程];

学科分类号：

0807 ; 0820 ;

摘要：

In this paper, different multilevel inverter topologies and their comparison has been presented. Multilevel inverter topologies (MLIs) are increasingly being used in medium and high power applications due to their many advantages such as low power dissipation on power switches, low harmonic contents and low electromagnetic interference (EMI) outputs. The distortion of the output voltage decreases as the number of level increases and it is further improved by applying pulse width modulation (PWM) techniques. In this work, an attempt has been made to reduce the harmonic content in the output voltage by incorporating different multi level inverter topologies using sinusoidal PWM technique. The gating signals for the switches are generated with the help of the switching table and the power circuit is simulated in MATLAB/Simulink.

引用

页数：5

共 50 条

[31] Technique to Determine the Optimized Harmonic Switching Angles of a Cascaded Multilevel Inverter for Minimum Harmonic Distortion [J].

Sharma, Angshuman ;

Bardalai, Aroop .

IETE JOURNAL OF RESEARCH, 2016, 62 (03) :288-294

[32] Harmonic Minimization in Modified Multilevel Inverter For Hybrid Renewable Energy Sources [J].

Sandhu, Mamatha ;

Thakur, Tilak .

2018 6TH EDITION OF INTERNATIONAL CONFERENCE ON WIRELESS NETWORKS & EMBEDDED SYSTEMS (WECON), 2018, :67-72

[33] Selective harmonic elimination in multilevel inverter using hybrid APSO algorithm [J].

Memon, Mudasir Ahmed ;

Mekhilef, Saad ;

Mubin, Marizan .

IET POWER ELECTRONICS, 2018, 11 (10) :1673-1680

[34] Performance Analysis of a Novel Reduced Switch Cascaded Multilevel Inverter [J].

Nagarajan, R. ;

Saravanan, M. .

JOURNAL OF POWER ELECTRONICS, 2014, 14 (01) :48-60

[35] Harmonic Analysis of Common-mode Reduction Modulation for Three-level Inverter [J].

Chen, Ruirui ;

Niu, Jiahao ;

Gui, Handong ;

Zhang, Zheyu ;

Wang, Fred ;

Tolbert, Leon M. ;

Blalock, Benjamin J. ;

Costinett, Daniel J. ;

Choi, Benjamin B. .

2019 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2019, :2286-2293

[36] Comparative Study of Harmonics and Total Harmonic Distortion of Five-Phase Inverter Drive with Five-Phase Multilevel Inverter Drive Using Simulink/MATLAB [J].

Manjesh ;

Hasitha, K. ;

Bhoi, Akash Kumar ;

Garg, Amik .

ADVANCES IN POWER SYSTEMS AND ENERGY MANAGEMENT, 2018, 436 :31-36

[37] Cascaded Multilevel Inverter Employing Three-Phase Transformers and Single DC Input [J].

Song, Sung Geun ;

Kang, Feel Soon ;

Park, Sung-Jun .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (06) :2005-2014

[38] Improved Configuration of Multilevel Inverter with Reduced Semiconductor Devices [J].

Gautam, Shivam Prakash ;

Kumar, Lalit ;

Gupta, Shubhrata .

ELECTRIC POWER COMPONENTS AND SYSTEMS, 2017, 45 (03) :233-245

[39] Cascaded Multilevel PV Inverter With Improved Harmonic Performance During Power Imbalance Between Power Cells [J].

Lashab, Abderezak ;

Sera, Dezso ;

Hahn, Frederik ;

Camurca, Luis ;

Terriche, Yacine ;

Liserre, Marco ;

Guerrero, Josep M. .

IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2020, 56 (03) :2788-2798

[40] Formulation of phase voltage and calculation of its total harmonic distortion in multilevel Z-source inverter [J].

Pilehvar, Mohsen Shid ;

Mardaneh, Mohammad ;

Rajaei, Amirhossein .

IET POWER ELECTRONICS, 2015, 8 (08) :1509-1518

← 1 2 3 4 5 →