A fully parallel CMOS analog median filter

被引:15
作者
Díaz-Sánchez, A
Ramírez-Angulo, J
Lopez-Martin, A
Sánchez-Sinencio, E
机构
[1] Natl Inst Astrophys Opt & Elect, Dept Elect, Puebla 72840, Mexico
[2] New Mexico State Univ, Klipsch Sch Elect & Comp Engn, Las Cruces, NM 88003 USA
[3] Publ Univ Navarra, Dept Elect & Elect Engn, E-31006 Pamplona, Spain
[4] Texas A&M Univ, Dept Elect Engn, College Stn, TX 77843 USA
关键词
analog delay cells; analog median filter; CMOS analog circuits; parallel image processing; transconductance comparators;
D O I
10.1109/TCSII.2003.822442
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fully integrated CMOS implementation of a continuous-time analog median filter is presented. The median filter uses two compact analog circuits as building blocks to implement the variable delay and median detection. Median detectors are based on current saturating transconductance comparators, while the time delay is implemented using first-order all-pass filters. Both circuits allow modular expansion for the implementation of large median filter array processors. Based on these blocks, a new fast technique for parallel image processing is presented. It is shown that an image of 91 x 80 pixels can be processed in less than 8 mus using an array of median filter cells. Experimental results of a test chip prototype in 2-mum CMOS MOSIS technology are presented.
引用
收藏
页码:116 / 123
页数:8
相关论文
共 14 条
  • [1] DIAZSANCHEZ A, 1998, P 5 IEEE INT C EL CI, P381
  • [2] DIETZ PH, 1993, P IEEE CUST INT CIRC
  • [3] High-speed, accurate analogue CMOS rank filter
    Fikos, G
    Vlassis, S
    Siskos, S
    [J]. ELECTRONICS LETTERS, 2000, 36 (07) : 593 - 594
  • [4] JUSTUSSON BI, 1981, 2 DIMENSIONAL DIGITA, V2
  • [5] KARAMAN M, 1988, VLSI SIGNAL PROCESSI, V3
  • [6] MOS CIRCUITS FOR MEDIAN FILTERING APPLICATIONS
    LAU, KT
    NG, ES
    NG, KM
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1993, 39 (01) : 25 - 32
  • [7] ANALOG IMPLEMENTATION OF MEDIAN FILTERS FOR REAL-TIME SIGNAL-PROCESSING
    LI, JSJ
    HOLMES, WH
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (08): : 1032 - 1033
  • [8] DESIGN AND IMPLEMENTATION OF AN ANALOG MEDIAN FILTER FOR REAL-TIME PROCESSING
    LIU, BD
    TSAY, CS
    CHEN, CH
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 75 (02) : 289 - 295
  • [9] Mead C, 1989, ANALOG VLSI NEURAL S
  • [10] A high-speed median circuit
    Opris, IE
    Kovacs, GTA
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (06) : 905 - 908