A Hierarchical Optical Network-On-Chip Using Central-Controlled Subnet and Wavelength Assignment

被引:25
作者
Chen, Zheng [1 ]
Gu, Huaxi [1 ]
Yang, Yintang [2 ]
Fan, Dongrui [3 ]
机构
[1] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Peoples R China
[2] Xidian Univ, Inst Microelect, Xian 710054, Peoples R China
[3] Chinese Acad Sci, Inst Comp Technol, Beijing 100864, Peoples R China
基金
中国国家自然科学基金;
关键词
Arbitration; central-controlled subnet; optical network-on-chip; wavelength assignment; ROUTER; SWITCH;
D O I
10.1109/JLT.2013.2294863
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Optical network-on-chip (ONoC) is a promising alternative to be served as the fundamental architecture for future many-core system. However, several problems of ONoC, such as power consumption, arbitration overhead, and device cost, pose many limitations to the architecture design. In this paper, a novel hierarchical ONoC structure named CWNoC is proposed, which is a 256-core architecture composed of multiple central-controlled subnets. It reduces the network complexity by dividing the whole network into several subnets and lowers the arbitration overhead by adopting centralized arbitration logic in each subnet. An efficient wavelength assignment method, making full use of broadband mcroring resonators, is also employed in CWNoC, which facilitates simplifying the optical layer and reducing the possibility of contention. The simulation results show that CWNoC has a better latency and power consumption performance. For example, when low and medium load is applied, the latency reduction can be as much as 40 ns compared withWANoC, while the total power consumption is reduced by 70%.
引用
收藏
页码:930 / 938
页数:9
相关论文
共 25 条
  • [1] [Anonymous], IEEE T VERY LARGE SC
  • [2] Building manycore processor-to-DRAM networks with monolithic silicon photonics
    Batten, Christopher
    Joshi, Ajay
    Orcutt, Jason
    Khilo, Anatoly
    Moss, Benjamin
    Holzwarth, Charles
    Popovic, Milos
    Li, Hanqing
    Smith, Henry
    Hoyt, Judy
    Kartner, Franz
    Ram, Rajeev
    Stojanovic, Vladimir
    Asanovic, Krste
    [J]. 16TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, 2008, : 21 - +
  • [3] Photonic Network-on-Chip Architectures Using Multi layer Deposited Silicon Materials for High-Performance Chip Multiprocessors
    Biberman, Aleksandr
    Preston, Kyle
    Hendry, Gilbert
    Sherwood-Droz, Nicolas
    Chan, Johnnie
    Levy, Jacob S.
    Lipson, Michal
    Bergman, Keren
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2011, 7 (02)
  • [4] Low-loss, low-cross-talk crossings for silicon-on-insulator nanophotonic waveguides
    Bogaerts, Wim
    Dumon, Pieter
    Van Thourhout, Dries
    Baets, Roel
    [J]. OPTICS LETTERS, 2007, 32 (19) : 2801 - 2803
  • [5] Briere M., 2007, DESIGN AUTOMATION TE, P1
  • [6] Networks-on-Chip in Emerging Interconnect Paradigms: Advantages and Challenges
    Carloni, Luca P.
    Pande, Partha
    Xie, Yuan
    [J]. 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 93 - +
  • [7] Photonic Interconnection Network Architectures Using Wavelength-Selective Spatial Routing for Chip-Scale Communications
    Chan, Johnnie
    Bergman, Keren
    [J]. JOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING, 2012, 4 (03) : 189 - 201
  • [8] A CLUSTERING TECHNIQUE FOR DIGITAL-COMMUNICATIONS CHANNEL EQUALIZATION USING RADIAL BASIS FUNCTION NETWORKS
    CHEN, S
    MULGREW, B
    GRANT, PM
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 1993, 4 (04): : 570 - 579
  • [9] Low Latency and Energy Efficient Optical Network-on-Chip Using Wavelength Assignment
    Chen, Zheng
    Gu, Huaxi
    Yang, Yintang
    Chen, Ke
    [J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2012, 24 (24) : 2296 - 2299
  • [10] A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip
    Gu, Huaxi
    Mo, Kwai Hung
    Xu, Jiang
    Zhang, Wei
    [J]. 2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 19 - +