Novel Multirate Digital Filter for EEG on FPGA

被引:0
|
作者
Tabassum, Nazifa [1 ]
Islam, Sheikh Md. Rabiul [1 ]
Huang, Xu [2 ]
机构
[1] Khulna Univ Engn & Technol, Dept Elect & Commun Engn, Khulna, Bangladesh
[2] Univ Canberra, Fac ESTeM, Canberra, ACT, Australia
来源
2017 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONIC ENGINEERING (ICEEE) | 2017年
关键词
Bio-chip; EEG; FPGA; multirate;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new denoising multirate system method of using field-programmable gate array (FPGA) chip for bio-chip design & implementation of EEG signal is appeared in this article. The ALTERA Cyclone II FPGA board development board implements this bio-chip in real-time with processors EP2C35F672C6 for the proper data accuracy. Modelsim is used for simulation of biochip design in Verilog HDL. In this paper denoising on multirate system is used with support of up-sampler or interpolate, moving average filter and downs-sampler or decimator for removing of noise by bio-chip. This biochip shows good enough electrical characteristics such as less area and power, low voltage & current, enough memory storage spaces, null delay.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] Design of FIR filter based on FPGA
    Sun Chao
    Qi Hui
    Su Tong
    Ma Junzhi
    Zhu Yongjie
    Ding Jianjun
    PROCEEDINGS OF 2020 IEEE 4TH INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC 2020), 2020, : 1691 - 1694
  • [42] The FPGA implementation of Matched Correlation Filter
    La, Chao
    Liu, Ming Jie
    Li, Xiao Feng
    2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 1114 - 1117
  • [43] FIR Filter Design Based On FPGA
    Zheng Jiayu
    Wei Zhenhua
    2018 10TH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION (ICMTMA), 2018, : 36 - 40
  • [44] CIC Decimation Filter Implementation on FPGA
    Datta D.
    Dutta H.S.
    Journal of The Institution of Engineers (India): Series B, 2023, 104 (01) : 85 - 90
  • [45] FPGA Implementation of Zero Frequency Filter
    Srinivas, Nagapuri
    Pradhan, Gayadhar
    Kumar, Puli Kishore
    2018 CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY (CICT'18), 2018,
  • [46] Recursive FIR filter structures on FPGA
    Lento, Raija
    Tauren, Tarja
    Vainio, Olli
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (07) : 595 - 602
  • [47] IMPLEMENTATION OF EXTENDED KALMAN FILTER ON FPGA
    Jiang, Xiaoxiao
    Tao, Jun
    Zhang, Zhe
    PROCEEDINGS OF 2011 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND APPLICATION, ICCTA2011, 2011, : 915 - 921
  • [48] FPGA Implementation of DWT EEG Data Compression for Wireless Body Sensor Networks
    Elsayed, Mohamed
    Badawy, Ahmed
    Mahmuddin, Massudi
    Elfouly, Tarek
    Mohamed, Amr
    Abualsaud, Khalid
    2016 IEEE CONFERENCE ON WIRELESS SENSORS (ICWISE), 2016, : 21 - 25
  • [49] A new Cellular Nonlinear Network emulation on FPGA for EEG signal processing in epilepsy
    Mueller, Jens
    Mueller, Jan
    Tetzlaff, Ronald
    BIOELECTRONICS, BIOMEDICAL, AND BIOINSPIRED SYSTEMS V AND NANOTECHNOLOGY V, 2011, 8068
  • [50] Decisive structures for multirate FIR filter incorporating retiming and pipelining schemes
    Mariammal, K.
    Banu, M. Hajira
    Pari, J. Britto
    Dhandapani, Vaithiyanathan
    CIRCUIT WORLD, 2021, 47 (04) : 427 - 444