Low Power Balun Design for 1.575 GHz in 90 nm CMOS Technology

被引：0

作者：

Gradzki, Jacek ^{[1
]}

机构：

[1] Warsaw Univ Technol, Inst Microelect & Optoelect, PL-00662 Warsaw, Poland

来源：

2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS) | 2012年

关键词：

Balun; phase splitter; low power; RFIC; GPS; CMOS; UMC; 90; nm;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper low power balun design is presented. It is optimized for 1.575 GHz and designed in 90 nm UMC CMOS technology. Current consumption is only 0.44 mA under 1.2 V supply voltage. The simulation shows that gain and phase imbalance are equal to 0.08 dB and 0.045 degrees, respectively. Single-ended power gain of this circuit is 2.2 dB. A special dimension matching has been made to minimize circuit susceptibility to variation of the manufacturing process.

引用

页码：250 / 253

页数：4

共 50 条

[41] A 15 GHz and a 20 GHz low noise amplifier in 90 nm RF-CMOS [J].

Aspemyr, L ;

Jacobsson, H ;

Bao, MQ ;

Sjöland, H ;

Femdahl, M ;

Carchon, G .

2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, :387-+

[42] Power Efficient Distributed Low-Noise Amplifier in 90 nm CMOS [J].

Machiels, Brecht ;

Reynaert, Patrick ;

Steyaert, Michiel .

2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, :131-134

[43] Design of a Low Power 24 GHz VCO in 45 nm RF-SOI CMOS [J].

El Agroudy, Naglaa ;

El-Shennawy, Mohammed ;

Joram, Niko ;

Ellinger, Frank .

2018 48TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2018, :1001-1004

[44] 77-110GHz 90nm-CMOS Receiver Design [J].

Yu, Jo-Han ;

Liao, Chien-Hsiung ;

Hsieh, Cheng-Huang ;

Hu, Robert ;

Niu, Dow-Chih .

2013 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC 2013), 2013, :233-235

[45] Design of 60-GHz 90-nm CMOS Balanced Power Amplifier With Miniaturized Quadrature Hybrids [J].

Lin, Chien-Chih ;

Yu, Chun-Han ;

Kuo, Hsin-Chih ;

Chuang, Huey-Ru .

2014 IEEE TOPICAL CONFERENCE ON POWER AMPLIFIERS FOR WIRELESS AND RADIO APPLICATIONS (PAWR), 2014, :52-54

[46] A Low-Power Analog Baseband Section for 60-GHz Receivers in 90-nm CMOS [J].

D'Amico, Stefano ;

Spagnolo, Annachiara ;

Donno, Andrea ;

Chironi, Vincenzo ;

Wambacq, Piet ;

Baschirotto, Andrea .

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2014, 62 (08) :1724-1735

[47] Design of a low power LNA circuit with noise canceling approach in 90 nm CMOS process [J].

Singh, Vikram ;

Kumar, Manoj ;

Kumar, Nitin .

INTEGRATION-THE VLSI JOURNAL, 2024, 96

[48] A 77 GHz Power Amplifier for Low Cost Radar Transmitters in a 55-nm CMOS Technology [J].

Viet-Hoang Le ;

Quang-Diep Bui ;

Luo, Haifeng ;

Li, Shenghao ;

Xuan, Yuan ;

Oi, Yinwan ;

Zhang, Fan .

2021 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2021, :43-45

[49] Poster: Design Consideration of 60 GHz Low Power Low-noise Amplifier in 65 nm CMOS [J].

Chen, Zhe ;

Gao, Hao ;

van Dommele, Rainier ;

Milosevic, Dusan ;

Baltus, Peter G. M. .

2016 IEEE SYMPOSIUM ON COMMUNICATIONS AND VEHICULAR TECHNOLOGY IN THE BENELUX (SCVT), 2016,

[50] High linearity, low power RF mixer design in 65 nm CMOS technology [J].

Mahmou, Raja ;

Faitah, Khalid .

AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2014, 68 (09) :883-888

← 1 2 3 4 5 →