Low Power Balun Design for 1.575 GHz in 90 nm CMOS Technology

被引：0

作者：

Gradzki, Jacek ^{[1
]}

机构：

[1] Warsaw Univ Technol, Inst Microelect & Optoelect, PL-00662 Warsaw, Poland

来源：

2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS) | 2012年

关键词：

Balun; phase splitter; low power; RFIC; GPS; CMOS; UMC; 90; nm;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper low power balun design is presented. It is optimized for 1.575 GHz and designed in 90 nm UMC CMOS technology. Current consumption is only 0.44 mA under 1.2 V supply voltage. The simulation shows that gain and phase imbalance are equal to 0.08 dB and 0.045 degrees, respectively. Single-ended power gain of this circuit is 2.2 dB. A special dimension matching has been made to minimize circuit susceptibility to variation of the manufacturing process.

引用

页码：250 / 253

页数：4

共 50 条

[31] Design of a Low-Power 10-Bit DAC in 130 nm CMOS Technology [J].

Rear, Mamun Bin Ibne ;

Badal, Md Torikul Islam .

2019 IEEE JORDAN INTERNATIONAL JOINT CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY (JEEIT), 2019, :762-766

[32] A 45-to 57-GHz low-power amplifier in 90 nm bulk CMOS [J].

Su, Guodong ;

Sun, Lingling ;

Wen, Jincai ;

Liu, Jun ;

Gao, Haijun ;

Zhang, Le .

MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2017, 59 (11) :2874-2879

[33] A low power, low noise figure quadrature demodulator for a 60GHz receiver in 65-nm CMOS technology [J].

Najam Muhammad Amin ;

王志功 ;

李智群 ;

李芹 ;

刘扬 .

Journal of Semiconductors, 2015, (04) :126-134

[34] A 209-233 GHz Frequency Source in 90 nm CMOS Technology [J].

Khamaisi, Bassam ;

Socher, Eran .

IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2012, 22 (05) :260-262

[35] Design and analysis of four-way power divider for 94 GHz power amplifiers in 90 nm CMOS process [J].

Yo-Sheng Lin ;

Ming-Huang Kao .

Analog Integrated Circuits and Signal Processing, 2018, 96 :53-66

[36] Design and analysis of four-way power divider for 94 GHz power amplifiers in 90 nm CMOS process [J].

Lin, Yo-Sheng ;

Kao, Ming-Huang .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 96 (01) :53-66

[37] An ultra low voltage, low power, fully integrated VCO for GPS in 90 nm RF-CMOS [J].

Aspemyr, L ;

Linten, D .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 46 (01) :57-63

[38] Reduced comparator high speed low power ADC using 90 nm CMOS technology [J].

Manish Goswami ;

Dharmendra Mani Varma ;

B. R. Saloni .

Analog Integrated Circuits and Signal Processing, 2013, 74 :267-278

[39] Reduced comparator high speed low power ADC using 90 nm CMOS technology [J].

Goswami, Manish ;

Varma, Dharmendra Mani ;

Saloni ;

Singh, B. R. .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) :267-278

[40] A 60-GHz Power Amplifier Design Using Dual-Radial Symmetric Architecture in 90-nm Low-Power CMOS [J].

Yeh, Jin-Fu ;

Tsai, Jeng-Han ;

Huang, Tian-Wei .

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2013, 61 (03) :1280-1290

← 1 2 3 4 5 →