Low Power Balun Design for 1.575 GHz in 90 nm CMOS Technology

被引:0
作者
Gradzki, Jacek [1 ]
机构
[1] Warsaw Univ Technol, Inst Microelect & Optoelect, PL-00662 Warsaw, Poland
来源
2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS) | 2012年
关键词
Balun; phase splitter; low power; RFIC; GPS; CMOS; UMC; 90; nm;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper low power balun design is presented. It is optimized for 1.575 GHz and designed in 90 nm UMC CMOS technology. Current consumption is only 0.44 mA under 1.2 V supply voltage. The simulation shows that gain and phase imbalance are equal to 0.08 dB and 0.045 degrees, respectively. Single-ended power gain of this circuit is 2.2 dB. A special dimension matching has been made to minimize circuit susceptibility to variation of the manufacturing process.
引用
收藏
页码:250 / 253
页数:4
相关论文
共 50 条
[21]   A High Performance Integrated Balun for 60 GHz Application in 65nm CMOS Technology [J].
Ercoli, Mariano ;
Kraemer, Michael ;
Dragomirescu, Daniela ;
Plana, Robert .
2010 ASIA-PACIFIC MICROWAVE CONFERENCE, 2010, :1845-1848
[22]   A 2.4-5.25GHz Balun-LNA in 22nm CMOS Technology [J].
Wang, Zhiqiang ;
Li, Zhiqun ;
Li, Jiajun ;
Wang, Xiaowei ;
Li, Zhennan .
2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), 2021, :197-200
[23]   Reduced size high performance transformer balun at 60 GHz in CMOS 65 nm technology [J].
Ercoli, Mariano ;
Dragomirescu, Daniela ;
Plana, Robert .
MICROELECTRONICS JOURNAL, 2012, 43 (11) :737-744
[24]   A low power, low noise figure quadrature demodulator for a 60 GHz receiver in 65-nm CMOS technology [J].
Amin, Najam Muhammad ;
Wang Zhigong ;
Li Zhiqun ;
Li Qin ;
Liu Yang .
JOURNAL OF SEMICONDUCTORS, 2015, 36 (04)
[25]   Low Power Dynamic Comparator design in 90nm technology [J].
Aneesh, K. ;
Divya, P. S. ;
Manoj, G. ;
Vijila, M. .
PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (08) :161-164
[26]   Power Amplifier for 77-GHz Automotive Radar in 90-nm LP CMOS Technology [J].
Lin, Jau-Jr ;
To, Kun-Hin ;
Hammock, Donna ;
Knappenberger, Bill ;
Majerus, Michael ;
Huang, W. Margaret .
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2010, 20 (05) :292-294
[27]   A 40-50 GHz Power Amplifier With Flat Gain Response in 90 nm CMOS Technology [J].
Zhu, Fang ;
Hong, Wei ;
Chen, Ji-Xin .
2014 IEEE INTERNATIONAL WIRELESS SYMPOSIUM (IWS), 2014,
[28]   A 68-83 GHz Power Amplifier in 90 nm CMOS [J].
Lee, Jeffrey ;
Chen, Chung-Chun ;
Tsai, Jen-Han ;
Lin, Kun-You ;
Wang, Huei .
2009 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-3, 2009, :437-+
[29]   60GHz and 80GHz Wide Band Power Amplifier MMICs in 90nm CMOS Technology [J].
Kurita, Naoyuki ;
Kondoh, Hiroshi .
RFIC: 2009 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2009, :31-34
[30]   Technology exploration for adaptive power and frequency scaling in 90nm CMOS [J].
Meijer, M ;
Pessolano, F ;
de Gyvez, JP .
ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, :14-19