Low Power Balun Design for 1.575 GHz in 90 nm CMOS Technology

被引：0

作者：

Gradzki, Jacek ^{[1
]}

机构：

[1] Warsaw Univ Technol, Inst Microelect & Optoelect, PL-00662 Warsaw, Poland

来源：

2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS) | 2012年

关键词：

Balun; phase splitter; low power; RFIC; GPS; CMOS; UMC; 90; nm;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper low power balun design is presented. It is optimized for 1.575 GHz and designed in 90 nm UMC CMOS technology. Current consumption is only 0.44 mA under 1.2 V supply voltage. The simulation shows that gain and phase imbalance are equal to 0.08 dB and 0.045 degrees, respectively. Single-ended power gain of this circuit is 2.2 dB. A special dimension matching has been made to minimize circuit susceptibility to variation of the manufacturing process.

引用

页码：250 / 253

页数：4

共 50 条

[11] Design of a very low-power, low-cost 60 GHz receiver front-end implemented in 65 nm CMOS technology [J].

Kraemer, Michael ;

Dragomirescu, Daniela ;

Plana, Robert .

INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES, 2011, 3 (02) :131-138

[12] DC-50GHz Wideband Phase-Compensated 90nm-CMOS Active Balun Design [J].

Wu, Kun-Long ;

Lai, Kuan-Ting ;

Hu, Robert ;

Chang, Chi-Yang .

2015 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), VOLS 1-3, 2015,

[13] Design and implementation of 75∼110 GHz elliptical dual balun in 90 nm CMOS for W-Band transceiver [J].

Lin, Yo-Sheng ;

Lin, Yun-Wen .

INTERNATIONAL JOURNAL OF ELECTRONICS, 2019, 106 (02) :267-286

[14] Design of a wideband low-power continuous-time ΣΔ modulator in 90 nm CMOS technology [J].

Fang Chen ;

Till Kuendiger ;

Shervin Erfani ;

Majid Ahmadi .

Analog Integrated Circuits and Signal Processing, 2008, 54 :187-199

[15] Design of a wideband low-power continuous-time ΣΔ modulator in 90 nm CMOS technology [J].

Chen, Fang ;

Kuendiger, Till ;

Erfani, Shervin ;

Ahmadi, Majid .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 54 (03) :187-199

[16] A 69-81 GHz Power Amplifier Using 90nm CMOS Technology [J].

Tsai, Jeng-Han ;

Chang, Ruei-An ;

Lin, Ji-Yang .

2014 IEEE 14TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2014, :77-79

[17] Low-Voltage Current Sensor Design In 90 nm CMOS Technology [J].

Nagy, Lukas ;

Stopjakova, Viera .

2012 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS, 2012, :187-190

[18] A low power and low phase-noise 91∼96 GHz VCO in 90 nm CMOS [J].

Lin, Yo-Sheng ;

Lan, Kai-Siang ;

Chuang, Ming-Yuan ;

Lin, Yu-Ching .

INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (06) :1063-1077

[19] A 90 nm CMOS Low-Power 60 GHz Transceiver With Integrated Baseband Circuitry [J].

Marcu, Cristian ;

Chowdhury, Debopriyo ;

Thakkar, Chintan ;

Park, Jung-Dong ;

Kong, Ling-Kai ;

Tabesh, Maryam ;

Wang, Yanjie ;

Afshar, Bagher ;

Gupta, Abhinav ;

Arbabian, Amin ;

Gambini, Simone ;

Zamani, Reza ;

Alon, Elad ;

Niknejad, Ali M. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) :3434-3447

[20] Design of Low-Power Bulk-Driven Balanced OTA in 90nm CMOS Technology [J].

Jusoh, Wan Mohammad Ehsan Aiman bin Wan ;

Ruslan, Siti Hawa .

2018 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED), 2018,

← 1 2 3 4 5 →