Low Power Balun Design for 1.575 GHz in 90 nm CMOS Technology

被引：0

作者：

Gradzki, Jacek ^{[1
]}

机构：

[1] Warsaw Univ Technol, Inst Microelect & Optoelect, PL-00662 Warsaw, Poland

来源：

2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS) | 2012年

关键词：

Balun; phase splitter; low power; RFIC; GPS; CMOS; UMC; 90; nm;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper low power balun design is presented. It is optimized for 1.575 GHz and designed in 90 nm UMC CMOS technology. Current consumption is only 0.44 mA under 1.2 V supply voltage. The simulation shows that gain and phase imbalance are equal to 0.08 dB and 0.045 degrees, respectively. Single-ended power gain of this circuit is 2.2 dB. A special dimension matching has been made to minimize circuit susceptibility to variation of the manufacturing process.

引用

页码：250 / 253

页数：4

共 50 条

[1] A low power 20 GHz comparator in 90 nm COMS technology
唐凯
孟桥
王志功
郭婷
Journal of Semiconductors, 2014, (05) : 78 - 83
[2] A low power 20 GHz comparator in 90 nm COMS technology
Tang Kai
Meng Qiao
Wang Zhigong
Guo Ting
JOURNAL OF SEMICONDUCTORS, 2014, 35 (05)
[3] Optimized Design of Low Power 90 nm CMOS Low Noise Amplifier for 60 GHz Applications
Manjula, S.
Suganthy, M.
Anandan, P.
Pown, M.
WIRELESS PERSONAL COMMUNICATIONS, 2024, 136 (03) : 1607 - 1617
[4] Low-power 5 GHz LNA and VCO in 90 nm RF CMOS
Linten, D
Aspemyr, L
Jeamsaksiri, W
Ramos, J
Mercha, A
Jenei, S
Thijs, S
Garcia, R
Jacobsson, H
Wambacq, P
Donnay, S
Decoutere, S
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 372 - 375
[5] Design of an ultra small passive balun in CMOS 65 nm technology for 60 GHz applications
Ercoli, Mariano
Dragomirescu, Daniela
Plana, Robert
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (03) : 741 - 748
[6] Design of an ultra small passive balun in CMOS 65 nm technology for 60 GHz applications
Mariano Ercoli
Daniela Dragomirescu
Robert Plana
Analog Integrated Circuits and Signal Processing, 2012, 73 : 741 - 748
[7] A 50 to 70 GHz Power Amplifier Using 90 nm CMOS Technology
Kuo, Jing-Lin
Tsai, Zlio-Min
Lin, Kun-You
Wang, Huei
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (01) : 45 - 47
[8] IC design of low power, wide tuning range VCO in 90 nm CMOS technology
李竹
王志功
李智群
李芹
刘法恩
Journal of Semiconductors, 2014, (12) : 137 - 142
[9] IC design of low power, wide tuning range VCO in 90 nm CMOS technology
Li Zhu
Wang Zhigong
Li Zhiqun
Li Qin
Liu Faen
JOURNAL OF SEMICONDUCTORS, 2014, 35 (12)
[10] 1.58 GHz Low Noise Amplifier Design and Verification in 130 nm CMOS Technology
Surin, Igor K.
Antonov, Andrey A.
Shlemin, Dmitry L.
2018 19TH INTERNATIONAL CONFERENCE OF YOUNG SPECIALISTS ON MICRO/NANOTECHNOLOGIES AND ELECTRON DEVICES (EDM 2018), 2018, : 231 - 234

← 1 2 3 4 5 →