Exploring Garbage Collection with Haswell Hardware Transactional Memory

被引：0
|
作者：
Ritson, Carl G. [1 ]
Ugawa, Tomoharu [2 ]
Jones, Richard E. [1 ]
机构：
[1] Univ Kent, Canterbury CT2 7NZ, Kent, England
[2] Kochi Univ Technol, Kami, Kochi, Japan
来源：
ACM SIGPLAN NOTICES | 2014年 / 49卷 / 11期
基金：
英国工程与自然科学研究理事会;
关键词：
Algorithms; Languages; Garbage Collection; Transactional Memory; !text type='Java']Java[!/text; Jikes RVM;
D O I：
10.1145/2775049.2602992
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
Intel's latest processor microarchitecture, Haswell, adds support for a restricted form of transactional memory to the x86 programming model. We explore how this can be applied to three garbage collection scenarios in Jikes RVM: parallel copying, concurrent copying and bitmap marking. We demonstrate gains in concurrent copying speed over traditional synchronisation mechanisms of 48-101%. We also show how similar but portable performance gains can be achieved through software transactional memory techniques. We identify the architectural overhead of capturing sufficient work for transactional execution as a major stumbling block to the effective use of transactions in the other scenarios.
引用
收藏
页码：105 / 115
页数：11
相关论文
共 50 条
  • [31] Transactional Sapphire: Lessons in High-Performance, On-the-fly Garbage Collection
    Ugawa, Tomoharu
    Ritson, Carl G.
    Jones, Richard E.
    ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 2018, 40 (04):
  • [32] Accurate garbage collection in an uncooperative environment
    Henderson, F
    ACM SIGPLAN NOTICES, 2003, 38 (02) : 256 - 262
  • [33] Mostly concurrent garbage collection revisited
    Barabash, K
    Ossia, Y
    Petrank, E
    ACM SIGPLAN NOTICES, 2003, 38 (11) : 255 - 268
  • [34] Early Experience with a Commercial Hardware Transactional Memory Implementation
    Dice, Dave
    Lev, Yossi
    Moir, Mark
    Nussbaum, Dan
    ACM SIGPLAN NOTICES, 2009, 44 (03) : 157 - 168
  • [35] KILO TM: HARDWARE TRANSACTIONAL MEMORY FOR GPU ARCHITECTURES
    Fung, Wilson W. L.
    Singh, Inderpreet
    Brownsword, Andrew
    Aamodt, Tor M.
    IEEE MICRO, 2012, 32 (03) : 7 - 16
  • [36] Simplifying Concurrent Algorithms by Exploiting Hardware Transactional Memory
    Dice, Dave
    Moir, Mark
    Lev, Yossi
    Nussbaum, Dan
    Marathe, Virendra J.
    Olszewski, Marek
    SPAA '10: PROCEEDINGS OF THE TWENTY-SECOND ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2010, : 325 - 334
  • [37] Idle Time Garbage Collection Scheduling
    Degenbaev, Ulan
    Eisinger, Jochen
    Ernst, Manfred
    McIlroy, Ross
    Payer, Hannes
    ACM SIGPLAN NOTICES, 2016, 51 (06) : 570 - 583
  • [38] On the power of asymmetry and memory in flash-based SSD garbage collection
    Van Houdt, B.
    PERFORMANCE EVALUATION, 2016, 97 : 1 - 15
  • [39] Accelerating GPU Hardware Transactional Memory with Snapshot Isolation
    Chen, Sui
    Peng, Lu
    Irving, Samuel
    44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), 2017, : 282 - 294
  • [40] Combining region inference and garbage collection
    Hallenberg, N
    Elsman, M
    Tofte, M
    ACM SIGPLAN NOTICES, 2002, 37 (05) : 141 - 152
12345