Very high aspect ratio through-silicon vias (TSVs) fabricated using automated magnetic assembly of nickel wires

被引:25
|
作者
Fischer, A. C. [1 ]
Bleiker, S. J. [1 ]
Haraldsson, T. [1 ]
Roxhed, N. [1 ]
Stemme, G. [1 ]
Niklaus, F. [1 ]
机构
[1] KTH Royal Inst Technol, Sch Elect Engn, Microsyst Technol Lab, SE-10044 Stockholm, Sweden
基金
欧洲研究理事会;
关键词
3D; PERFORMANCE;
D O I
10.1088/0960-1317/22/10/105001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Through-silicon via (TSV) technology enables 3D-integrated devices with higher performance and lower cost as compared to 2D-integrated systems. This is mainly due to smaller dimensions of the package and shorter internal signal lengths with lower capacitive, resistive and inductive parasitics. This paper presents a novel low-cost fabrication technique for metal-filled TSVs with very high aspect ratios (>20). Nickel wires are placed in via holes of a silicon wafer by an automated magnetic assembly process and are used as a conductive path of the TSV. This metal filling technique enables the reliable fabrication of through-wafer vias with very high aspect ratios and potentially eliminates characteristic cost drivers in the TSV production such as advanced metallization processes, wafer thinning and general issues associated with thin-wafer handling.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Fabrication and Electrical Characterization of High Aspect Ratio Through-Silicon Vias with Polyimide Liner for 3D Integration
    Chen, Xuyan
    Chen, Zhiming
    Xiao, Lei
    Hao, Yigang
    Wang, Han
    Ding, Yingtao
    Zhang, Ziyue
    MICROMACHINES, 2022, 13 (07)
  • [22] Tailoring femtosecond 1.5-μm Bessel beams for manufacturing high-aspect-ratio through-silicon vias
    Fei He
    Junjie Yu
    Yuanxin Tan
    Wei Chu
    Changhe Zhou
    Ya Cheng
    Koji Sugioka
    Scientific Reports, 7
  • [23] Experimental study of current density in copper filling process within deep through-silicon vias with high aspect ratio
    Wang, Feng
    Wang, Fuliang
    Liu, Ximei
    Liu, Jinzhi
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2019, 29 (12)
  • [24] Integration of high aspect ratio tapered silicon via for through-silicon interconnection
    Ranganathan, N.
    Ebin, Liao
    Linn, Linn
    Vincent, Lee Wen Sheng
    Navas, O. K.
    Kripesh, V.
    Balasubramanian, N.
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 859 - 865
  • [25] Atomic layer deposition for high aspect ratio through silicon vias
    Knaut, Martin
    Junige, Marcel
    Neumann, Volker
    Wojcik, Henry
    Henke, Thomas
    Hossbach, Christoph
    Hiess, Andre
    Albert, Matthias
    Bartha, Johann W.
    MICROELECTRONIC ENGINEERING, 2013, 107 : 80 - 83
  • [26] Void-free Copper Electrodeposition in High Aspect Ratio, Full Wafer Thickness Through-Silicon Vias with Endpoint Detection
    Schmitt, Rebecca P.
    Menk, Lyle A.
    Baca, Ehren
    Bower, John Eric
    Romero, Joseph A.
    Jordan, Matthew B.
    Jackson, Nathan
    Hollowell, Andrew E.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2020, 167 (16)
  • [27] Process Development and Optimization for 3 μm High Aspect Ratio Via-Middle Through-Silicon Vias at Wafer Level
    Zhang, Dingyou
    Smith, Daniel
    Kumarapuram, Gopal
    Giridharan, Rudy
    Kakita, Shinichiro
    Rabie, Mohamed A.
    Feng, Peijie
    Edmundson, Holly
    England, Luke
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2015, 28 (04) : 454 - 460
  • [28] Tailored femtosecond Bessel beams for high-throughput, taper-free through-Silicon vias (TSVs) fabrication
    He, Fei
    Yu, Junjie
    Chu, Wei
    Wang, Zhaohui
    Tan, Yuanxin
    Cheng, Ya
    Sugioka, Koji
    LASER APPLICATIONS IN MICROELECTRONIC AND OPTOELECTRONIC MANUFACTURING (LAMOM) XXI, 2016, 9735
  • [29] Temperature properties of the parasitic resistance of through-silicon vias (TSVs) in high-frequency 3-D ICs
    Yang, Yintang
    Liu, Xiaoxian
    Zhu, Zhangming
    Ding, Ruixue
    IEICE ELECTRONICS EXPRESS, 2014, 11 (14):
  • [30] DEFECT-FREE ELECTROPLATING OF HIGH ASPECT RATIO THROUGH SILICON VIAS: ROLE OF SIZE AND ASPECT RATIO
    Joshi, C. A.
    Ramanarayan, H.
    Khoo, K. H.
    Jin, H.
    Quek, S. S.
    Wu, D. T.
    Sridhar, N.
    Bharathi, M. S.
    2019 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2019,