Efficient Residue to Binary Conversion Based on a Modified Flexible Moduli Set

被引:0
作者
Molahosseini, Amir Sabbagh [1 ]
机构
[1] Islamic Azad Univ, Kerman Branch, Dept Comp Engn, Kerman, Iran
来源
NUMERICAL ANALYSIS AND APPLIED MATHEMATICS ICNAAM 2011: INTERNATIONAL CONFERENCE ON NUMERICAL ANALYSIS AND APPLIED MATHEMATICS, VOLS A-C | 2011年 / 1389卷
关键词
Residue Number System (RNS); Residue to Binary Converter; Residue Arithmetic; Arithmetic Circuits; CONVERTERS; 2(N)-1;
D O I
10.1063/1.3637796
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
The Residue Number System (RNS) is a non-weighted number system which can perform addition (subtraction) and multiplication on residues without carry-propagation; resulting in high-speed hardware implementations of computation systems. The problem of converting residue numbers to equivalent binary weighted form has been attracted a lot of research for many years. Recently, some researchers proposed using flexible moduli sets instead of previous traditional moduli sets to enhance the performance of residue to binary converters. This paper introduces the modified flexible moduli set {2(2p+k). 2(2p)+1, 2(p)+1, 2(p)-1} which is achieved from the flexible set {2(p+k), 2(2p)+1, 2(p)+1, 2(p)-1} by enhancing modulo 2(p+k). Next, new Chinese remainder theorem-1 is used to design simple and efficient residue to binary converter for this modified set with better performance than the converter of the moduli set {2(p+k), 2(2p)+1, 2(p)+1, 2(p)-1}.
引用
收藏
页数:4
相关论文
共 35 条
  • [21] Residue-weighted number conversion using signed-digit number for moduli set {22n - 1, 22n+1 - 1, 2n}
    Jiang, Changjun
    Wei, Shugang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 77 (02) : 105 - 112
  • [22] A Residue-to-Binary Converter for the Extended Four-Moduli Set {2n-1, 2n+1, 22n+1, 22n+p}
    Hiasat, Ahmad
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (07) : 2188 - 2192
  • [23] A new four-moduli set with high speed RNS arithmetic unit and efficient reverse converter
    Noorimehr, Mohammad Reza
    Hosseinzadeh, Mehdi
    Farshidi, Reza
    IEICE ELECTRONICS EXPRESS, 2010, 7 (20): : 1584 - 1591
  • [24] An efficient reverse converter for the 4-moduli set {2n-1, 2n, 2n+1, 22n+1} based on the new Chinese remainder theorem
    Cao, B
    Chang, CH
    Srikanthan, T
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2003, 50 (10) : 1296 - 1303
  • [25] Efficient MRC-Based Residue to Binary Converters for the New Moduli Sets {22n, 2n-1, 2n+1-1} and {22n, 2n-1, 2n-1-1}
    Molahosseini, Amir Sabbagh
    Dadkhah, Chitra
    Navi, Keivan
    Eshghi, Mohammad
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (09): : 1628 - 1638
  • [26] A High-Speed Residue-to-Binary Converter Based on Approximate Chinese Remainder Theorem
    Kucherov, Nikolay N.
    Kuchukov, Viktor A.
    Kuchukova, Nataliya N.
    Shangina, Anastasia E.
    PROCEEDINGS OF THE 2018 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2018, : 325 - 328
  • [27] Unified Mitchell-Based Approximation for Efficient Logarithmic Conversion Circuit
    Low, Joshua Yung Lih
    Jong, Ching Chuen
    IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (06) : 1783 - 1797
  • [28] New adaptable three-moduli set {2n+k, 2n - 1, 2n-1-1} for residue number system-based finite impulse response implementation
    Sheu, Ming-Hwa
    Siao, Siang-Min
    Hwang, Yin-Tsung
    Sun, Chi-Chia
    Lin, You-Ping
    IEICE ELECTRONICS EXPRESS, 2016, 13 (11):
  • [29] Generalised fault-tolerant stored-unibit-transfer residue number system multiplier for moduli set {2n-1, 2n, 2n+1}
    Timarchi, S.
    Fazlali, M.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (05) : 269 - 276
  • [30] A high-speed residue-to-binary converter for three-moduli (2k, 2k-1, 2k-1-1) RNS and a scheme for its VLSI implementation
    Wang, W
    Swamy, MNS
    Ahmad, MO
    Wang, Y
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (12) : 1576 - 1581