A Power-Efficient Configurable Low-Complexity MIMO Detector

被引:20
作者
Huang, Chien-Jen [1 ]
Yu, Chung-Wen [1 ,2 ]
Ma, Hsi-Pin [1 ,3 ]
机构
[1] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu 30013, Taiwan
[2] MediaTek Inc, Hsinchu 300, Taiwan
[3] Natl Tsing Hua Univ, Inst Commun Engn, Hsinchu 30013, Taiwan
关键词
Configurable; error propagation; multiple-input-multiple-output (MIMO); ordered successive interference cancellation (OSIC); V-BLAST with ML detector (V-ML); LATTICE CODE DECODER; IMPLEMENTATION; ALGORITHM;
D O I
10.1109/TCSI.2008.2001368
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a power-efficient configurable multiple-input-multiple-output (MIMO) detector, supporting QPSK, 16-QAM, and 64-QAM with low complexity. The approach divides a large MIMO detector into two subsystems: a core detector and a residual detector. The core detector, a low-cost 2 x 2 V-BLAST with ML detector, is used to detect the first two significant outputs. This detector not only efficiently increases the reliability of the entire MIMO detector through its ML performance in mitigating error propagation but also reduces the computational complexity by its search space reduction capability to decrease the computation from O(C-2) to O(C) (C is the constellation size). The residual detector is an ordered successive interference cancellation (OSIC) detector that detects the rest outputs. The results of bit-error-rate simulations demonstrate that the proposed detector significantly outperforms the OSIC detector. Furthermore, two complete ASIC implementations fabricated by 0.13-mu m 1P8M CMOS technology are presented. We show that the proposed detector, which is configurable from 2 x 2 to 6 x 4 MIMO configurations, has the lowest complexity compared to other fabricated works with 64-QAM demodulation. Moreover, the measured normalized power efficiency of 3.8 Mb/s/mW is shown to be the most power-efficient design compared with the designs of other fabricated works.
引用
收藏
页码:485 / 496
页数:12
相关论文
共 41 条
  • [1] [Anonymous], P IEEE PERS IND MOB
  • [2] AZIZ MKA, 2004, P IEEE WCNC2004 MAR, V3, P1451
  • [3] Bäro S, 2003, 2003 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, P2653
  • [4] VLSI implementation of the sphere decoding algorithm
    Burg, A
    Wenk, M
    Zellweger, M
    Wegmueller, M
    Felber, N
    Fichtner, W
    [J]. ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 303 - 306
  • [5] VLSI implementation of MIMO detection using the sphere decoding algorithm
    Burg, A
    Borgmann, M
    Wenk, M
    Zellweger, M
    Fichtner, W
    Bölcskei, H
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (07) : 1566 - 1577
  • [6] Burg A, 2003, ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, P332
  • [7] CHEN S, 2005, P MIL COMM C OCT, V3, P1470
  • [8] Choi WJ, 2000, IEEE ICC, P1243, DOI 10.1109/ICC.2000.853698
  • [9] Lattice code decoder for space-time codes
    Damen, O
    Chkeif, A
    Belfiore, JC
    [J]. IEEE COMMUNICATIONS LETTERS, 2000, 4 (05) : 161 - 163
  • [10] Foschini G., 1996, BELL SYST TECH J, V1, P41