An FPGA-based Emulation Platform for Edge Computing Node Design Exploration

被引:0
作者
Soriano, Theo [1 ]
Novo, David [1 ]
Benoit, Pascal [1 ]
机构
[1] Univ Montpellier, CNRS, LIRMM, Montpellier, France
来源
PROCEEDINGS OF THE 2021 32ND INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING (RSP): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE | 2021年
关键词
D O I
10.1109/RSP53691.2021.9806230
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recent advances in machine learning have made it possible to consider the implementation of smart applications in constrained systems at the edge of the network. These memory and Central Processing Unit (CPU) intensive applications may require specific exploration methodologies to design efficient node computing devices. To better guide and validate these explorations, we need to perform energy and performance evaluations of the system. Software-based evaluation tools are application-oriented and do not consider real-time and hardware constraints. Alternatively, hardware prototyping allows an accurate and real-time evaluation but offers limited flexibility and does not allow agile design exploration of the microcontroller unit (MCU). In this work, we propose a Field Programmable Gate Arrays (FPGA) based edge computing node emulation platform. Our solution combines the flexibility and the real-time capability of programmable logic with hardware prototype evaluation. We present an open-source microcontroller architecture for design exploration which integrates an activity monitor to collect traces at run-time. These activity traces are then used to profile the energy consumption of different components in the edge computing node. Importantly, our FPGA is connected to real sensors and communication modules to enable interactions with the environment during the node evaluation and exploration.
引用
收藏
页码:8 / 14
页数:7
相关论文
共 15 条
[1]  
Bauer J, 2016, PROCEEDINGS OF 2016 11TH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY, (ARES 2016), P49, DOI 10.1109/ARES.2016.94
[2]  
Bonomi F., 2012, P 1 ED MCC WORKSH MO, DOI [10.1145/2342509.2342513, DOI 10.1145/2342509.2342513]
[3]   Power prediction for Intel XScale® processors using performance monitoring unit events [J].
Contreras, G ;
Martonosi, M .
ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005, :221-226
[4]  
El Ahmad M, 2015, 2015 NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP & INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC)
[5]   Exploring ISS Abstractions for Embedded Software Design [J].
Fontaine, Sebastien ;
Filion, Luc ;
Bois, Guy .
11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, :651-655
[6]  
Ho N., 2014, P INT C FIELD PROGRA
[7]  
ICOBS, HARDWARE
[8]  
Lenormand E, 2020, P INT WORKSHOP RAPID
[9]  
LowRISC, LOWRISC
[10]  
Patrigeon G, 2019, IEEE ACCESS