Design of quantum-dot cellular automata technology based cost-efficient polar encoder for nanocommunication systems

被引:14
作者
Ahmed, Suhaib [1 ]
Naz, Syed Farah [2 ]
Bhat, Soha Maqbool [2 ]
机构
[1] Baba Ghulam Shah Badshah Univ, Dept Elect & Commun Engn, Rajouri, India
[2] Shri Mata Vaishno Devi Univ, Sch Elect & Commun Engn, Katra, India
关键词
energy dissipation; nanoelectronics; nanocommunication system; polar encoder; quantum-dot cellular automata; POWER DISSIPATION; CIRCUIT-DESIGN; ADDER CIRCUIT; QCA;
D O I
10.1002/dac.4630
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the current digital era, there is a need of secure and efficient nanocommunication systems with ultralow power consumption. One technology that can be used for designing these systems is the quantum-dot cellular automata (QCA). In the nanoregime, QCA is able to operate with higher speed and lower power dissipation compared with complementary metal oxide semiconductor technology. This work explores the applicability and feasibility of polar encoders, which felicitates reliable data communication with reduced probability of error, in nanocommunication systems. In this paper, (8,4) polar encoder is proposed in QCA technology. The proposed design is a single-layer structure designed using only 600 cells consuming cell area of 0.1944 mu m(2)and total area of 0.7225 mu m(2)with a latency of 3.75 clock cycles, which results in a cost of 10.16. Based on the performance comparison, it is observed that the proposed design is cost-efficient and achieves improvement up to 49.49% in terms of number of cells and area consumption, 40% improvement in latency, and 86.42% improvement in terms of cost compared with the only design in the literature. In addition to this, the energy dissipation analysis of the proposed designs is also presented. Hence, the proposed designs can be efficiently utilized in nanocommunication systems requiring minimal area and ultralow power consumption.
引用
收藏
页数:21
相关论文
共 46 条
  • [1] Robust and efficient quantum-dot cellular automata synchronous counters
    Abutaleb, M. M.
    [J]. MICROELECTRONICS JOURNAL, 2017, 61 : 6 - 14
  • [2] A Novel Adder Circuit Design in Quantum-Dot Cellular Automata Technology
    Adelnia, Yaser
    Rezai, Abdalhossein
    [J]. INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (01) : 184 - 200
  • [3] Agrawal Prateek, 2016, International Journal of Modern Education and Computer Science, V8, P11, DOI 10.5815/ijmecs.2016.08.02
  • [4] Modular Design of Ultra-Efficient Reversible Full Adder-Subtractor in QCA with Power Dissipation Analysis
    Ahmad, Firdous
    Ahmed, Suhaib
    Kakkar, Vipan
    Bhat, G. Mohiuddin
    Bahar, Ali Newaz
    Wani, Shahjahan
    [J]. INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2018, 57 (09) : 2863 - 2880
  • [5] Channel Polarization: A Method for Constructing Capacity-Achieving Codes for Symmetric Binary-Input Memoryless Channels
    Arikan, Erdal
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 2009, 55 (07) : 3051 - 3073
  • [6] Arpure A, 2016, 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, P691, DOI 10.1109/ICCSP.2016.7754231
  • [7] Babar Z., 2019, MILITARY MED RES, V22, P123
  • [8] Designing efficient QCA even parity generator circuits with power dissipation analysis
    Bahar, Ali Newaz
    Uddin, Muhammad Shahin
    Abdullah-Al-Shafi, Md.
    Bhuiyan, Mohammad Maksudur Rahman
    Ahmed, Kawsar
    [J]. ALEXANDRIA ENGINEERING JOURNAL, 2018, 57 (04) : 2475 - 2484
  • [9] Design of Low-Complexity and High-Speed Coplanar Four-Bit Ripple Carry Adder in QCA Technology
    Balali, Moslem
    Rezai, Abdalhossein
    [J]. INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2018, 57 (07) : 1948 - 1960
  • [10] Bhoi Bandan Kumar, 2018, Intelligent Computing and Information and Communication. Proceedings of 2nd International Conference, ICICC 2017. Advances in Intelligent Systems and Computing (AISC 673), P195, DOI 10.1007/978-981-10-7245-1_20