Design toots for 3D mixed mode placement

被引：0

作者：

Li, ZY ^{[1
]}

Yan, HX ^{[1
]}

Hong, XL ^{[1
]}

Zhou, Q ^{[1
]}

Bian, JN ^{[1
]}

Yang, HH ^{[1
]}

Pitchumani, V ^{[1
]}

机构：

[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China

来源：

2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2 | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present a set of design tools for three dimensional (3D) mixed mode placement (MMP). The hierarchical 3D MMP design tool is composed of a hierarchical clustering package, a new 3D floorplanning tool, route planning tool, and 2D global/detailed placement tools. We have analyzed the performance of 3D circuit using these tools. It is shown that total wirelength could be reduced by 25% to 43% compared with traditional 2D design using two to four stacked dies. By incorporating thermal management and analysis, we also investigate the thermal scalability of 3D integration.

引用

页码：796 / 799

页数：4

共 50 条

[21] Electrode Placement Strategies for 3D EIT
Graham, B. M.
Adler, A.
WORLD CONGRESS ON MEDICAL PHYSICS AND BIOMEDICAL ENGINEERING 2006, VOL 14, PTS 1-6, 2007, 14 : 3866 - 3869
[22] A Multilevel Analytical Placement for 3D ICs
Cong, Jason
Luo, Guojie
PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 361 - 366
[23] Electrode placement configurations for 3D EIT
Graham, B. M.
Adler, A.
PHYSIOLOGICAL MEASUREMENT, 2007, 28 (07) : S29 - S44
[24] Placement-aware 3D Floorplanning
Nain, Rajeev K.
Chrzanowska-Jeske, Malgorzata
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1727 - 1730
[25] A Spike Based 3D Imager Chip Using a Mixed Mode Encoding Readout
Harrison, Andre
Ozgun, Recep
Lin, Joseph
Andreou, Andreas
Etienne-Cummings, Ralph
2010 BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2010, : 190 - 193
[26] 3D Integrated Circuits Multifactor Placement
Melikyan, V. Sh.
Harutyunyan, A. G.
2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2017,
[27] Placement and routing in 3D integrated circuits
Ababei, C
Feng, Y
Goplen, B
Mogal, H
Zhang, TP
Bazargan, K
Sapatnekar, S
IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 520 - 531
[28] Mixed Mode 3D Stress Fields and Crack Front Singularities for Surface Flaw
Shlyannikov, V. N.
Tumnov, A. V.
11TH INTERNATIONAL CONFERENCE ON THE MECHANICAL BEHAVIOR OF MATERIALS (ICM11), 2011, 10 : 1133 - 1138
[29] 2D/3D Cohesive Zone Modeling of a Mixed-Mode Delamination experiment
Zhang, Bingbing
Yang, Daoguo
Ernst, Leo
PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 264 - 269
[30] The effects of thickness and Poisson's ratio on 3D mixed-mode fracture
Aliha, M. R. M.
Saghafi, H.
ENGINEERING FRACTURE MECHANICS, 2013, 98 : 15 - 28

← 1 2 3 4 5 →