An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs

被引:39
作者
Liu, Yang [1 ]
Zhan, Chenchang [1 ]
Wang, Lidan [2 ,3 ]
机构
[1] Southern Univ Sci & Technol, Dept Elect & Elect Engn, Shenyang 518055, Liaoning, Peoples R China
[2] SUSTech, Dept Elect & Elect Engn, Shenzhen, Peoples R China
[3] Nankai Univ, Coll Elect Informat & Opt Engn, Tianjin 300071, Peoples R China
基金
中国国家自然科学基金;
关键词
Low-temperature coefficient; ultralow power; voltage reference;
D O I
10.1109/TVLSI.2017.2754442
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This brief presents a novel ultralow power CMOS voltage reference (CVR) with only 4.6-nW power consumption. In the proposed CVR circuit, the proportional-to-absolute-temperature voltage is generated by feeding the leakage current of a zero-V-gs nMOS transistor to two diode-connected nMOS transistors in series, both of which are in subthreshold region; while the complementary-to-absolute-temperature voltage is created by using the body diodes of another nMOS transistor. Consequently, low-power operation can be achieved without requiring resistors or bipolar junction transistors, leading to small chip area consumption. The proposed CVR circuit is fabricated in a standard 0.18-mu m CMOS process. Measurement results show that the prototype design is capable of providing a 755 mV typical reference voltage with 34 ppm/degrees C from -15 degrees C to 140 degrees C. Moreover, the typical power consumption is only 4.6 nW at room temperature and the active area is only 0.0598 mm(2).
引用
收藏
页码:201 / 205
页数:5
相关论文
共 16 条
[1]   An All-MOSFET Sub-1-V Voltage Reference With a-51-dB PSR up to 60 MHz [J].
Alhassan, Nashiru ;
Zhou, Zekun ;
Sinencio, Edgar Snchez .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) :919-928
[2]   An Ultra Low Power Bandgap Operational at Supply From 0.75 V [J].
Ivanov, Vadim ;
Brederlow, Ralf ;
Gerber, Johannes .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (07) :1515-1523
[3]   A 5.6 ppm/°C Temperature Coefficient, 87-dB PSRR, Sub-1-V Voltage Reference in 65-nm CMOS Exploiting the Zero-Temperature-Coefficient Point [J].
Jiang, Jize ;
Shu, Wei ;
Chang, Joseph S. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (03) :623-633
[4]  
Junghyup Lee, 2011, 2011 Symposium on VLSI Circuits. Digest of Technical Papers, P278
[5]   A Subthreshold Voltage Reference With Scalable Output Voltage for Low-Power IoT Systems [J].
Lee, Inhee ;
Sylvester, Dennis ;
Blaauw, David .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (05) :1443-1449
[6]  
Lee JM, 2015, ISSCC DIG TECH PAP I, V58, P100
[7]  
Liu Y, 2016, 2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), P688, DOI 10.1109/APCCAS.2016.7804066
[8]   A 2.6 nW, 0.45 V Temperature-Compensated Subthreshold CMOS Voltage Reference [J].
Magnelli, Luca ;
Crupi, Felice ;
Corsonello, Pasquale ;
Pace, Calogero ;
Iannaccone, Giuseppe .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (02) :465-474
[9]  
Mu J., 2016, IEEE T CIRCUITS-II, V64, P752
[10]   1.2-V Supply, 100-nW, 1.09-V Bandgap and 0.7-V Supply, 52.5-nW, 0.55-V Subbandgap Reference Circuits for Nanowatt CMOS LSIs [J].
Osaki, Yuji ;
Hirose, Tetsuya ;
Kuroki, Nobutaka ;
Numa, Masahiro .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (06) :1530-1538