Memristors for Energy-Efficient New Computing Paradigms

被引:335
作者
Jeong, Doo Seok [1 ]
Kim, Kyung Min [2 ]
Kim, Sungho [3 ]
Choi, Byung Joon [4 ]
Hwang, Cheol Seong [5 ]
机构
[1] Korea Inst Sci & Technol, Ctr Elect Mat, 5 Hwarang Ro 14 Gil, Seoul 02792, South Korea
[2] Hewlett Packard Enterprise, Hewlett Packard Labs, Palo Alto, CA 94304 USA
[3] Sejong Univ, Dept Elect Engn, Neungdong Ro 209, Seoul 143747, South Korea
[4] Seoul Natl Univ Sci & Technol, Dept Mat Sci & Engn, Seoul 01811, South Korea
[5] Seoul Natl Univ, Coll Engn, Dept Mat Sci & Engn, Interuniv Semicond Res Ctr, Seoul 151744, South Korea
来源
ADVANCED ELECTRONIC MATERIALS | 2016年 / 2卷 / 09期
基金
新加坡国家研究基金会;
关键词
Neuromorphic computing; memristors; stateful logic; von Neumann computing; TIMING-DEPENDENT PLASTICITY; RESISTIVE SWITCHING MEMORY; LONG-TERM POTENTIATION; COOPER-MUNRO RULE; ELECTRONIC SYNAPSE; CONDUCTING CHANNELS; OXIDE MEMRISTORS; FILAMENT GROWTH; SPIKING NEURONS; FIRE NEURONS;
D O I
10.1002/aelm.201600090
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this Review, memristors are examined from the frameworks of both von Neumann and neuromorphic computing architectures. For the former, a new logic computational process based on the material implication is discussed. It consists of several memristors which play roles of combined logic processor and memory, called stateful logic circuit. In this circuit configuration, the logic process flows primarily along a time dimension, whereas in current von Neumann computers it occurs along a spatial dimension. In the stateful logic computation scheme, the energy required for the data transfer between the logic and memory chips can be saved. The non-volatile memory in this circuit also saves the energy required for the data refresh. Neuromorphic (cognitive) computing refers to a computing paradigm that mimics the human brain. Currently, the neuromorphic or cognitive computing mainly relies on the software emulation of several brain functionalities, such as image and voice recognition utilizing the recently highlighted deep learning algorithm. However, the human brain typically consumes approximate to 10-20 Watts for selected human-like tasks, which can be currently mimicked by a supercomputer with power consumption of several tens of kilo- to megawatts. Therefore, hardware implementation of such brain functionality must be eventually sought for power-efficient computation. Several fundamental ideas for utilizing the memristors and their recent progresses in these regards are reviewed. Finally, material and processing issues are dealt with, which is followed by the conclusion and outlook of the field. These technical improvements will substantially decrease the energy consumption for futuristic information technology.
引用
收藏
页数:27
相关论文
共 215 条
[71]  
Govoreanu B, 2011, 2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
[72]   Calcium-based plasticity model explains sensitivity of synaptic changes to spike pattern, rate, and dendritic location [J].
Graupner, Michael ;
Brunel, Nicolas .
PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA, 2012, 109 (10) :3991-3996
[73]  
Gupta G, 2013, 2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
[74]  
Hafliger P, 1997, ADV NEUR IN, V9, P692
[75]   Stochastic Electronics: A Neuro-Inspired Design Paradigm for Integrated Circuits [J].
Hamilton, Tara Julia ;
Afshar, Saeed ;
van Schaik, Andre ;
Tapson, Jonathan .
PROCEEDINGS OF THE IEEE, 2014, 102 (05) :843-859
[76]   Rearrangement of 1D Conducting Nanomaterials towards Highly Electrically Conducting Nanocomposite Fibres for Electronic Textiles [J].
Han, Joong Tark ;
Choi, Sua ;
Jang, Jeong In ;
Seol, Seung Kwon ;
Woo, Jong Seok ;
Jeong, Hee Jin ;
Jeong, Seung Yol ;
Baeg, Kang-Jun ;
Lee, Geon-Woong .
SCIENTIFIC REPORTS, 2015, 5
[77]   Atomic Switch: Atom/Ion Movement Controlled Devices for Beyond Von-Neumann Computers [J].
Hasegawa, Tsuyoshi ;
Terabe, Kazuya ;
Tsuruoka, Tohru ;
Aono, Masakazu .
ADVANCED MATERIALS, 2012, 24 (02) :252-267
[78]   Finding a roadmap to achieve large neuromorphic hardware systems [J].
Hasler, Jennifer ;
Marr, Bo .
FRONTIERS IN NEUROSCIENCE, 2013, 7
[79]   Enabling an Integrated Rate-temporal Learning Scheme on Memristor [J].
He, Wei ;
Huang, Kejie ;
Ning, Ning ;
Ramanathan, Kiruthika ;
Li, Guoqi ;
Jiang, Yu ;
Sze, JiaYin ;
Shi, Luping ;
Zhao, Rong ;
Pei, Jing .
SCIENTIFIC REPORTS, 2014, 4
[80]   A defect-tolerant computer architecture: Opportunities for nanotechnology [J].
Heath, JR ;
Kuekes, PJ ;
Snider, GS ;
Williams, RS .
SCIENCE, 1998, 280 (5370) :1716-1721