Hyperspherical Clustering and Sampling for Rare Event Analysis with Multiple Failure Region Coverage

被引:16
作者
Wu, Wei [1 ]
Bodapati, Srinivas [2 ]
He, Lei [1 ]
机构
[1] UCLA, EE Dept, Los Angeles, CA 90095 USA
[2] Intel Corp, Santa Clara, CA USA
来源
PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16) | 2016年
关键词
Process Variation; Yield; Clustering; Failure regions;
D O I
10.1145/2872334.2872360
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Statistical circuit simulation is exhibiting increasing importance for circuit design under process variations. It has been widely used throughout the design of standard cell circuits (SRAM, Flip-Flop, etc.) to maximize yield, i.e. to minimize the failure probability. Existing approaches cannot effectively analyze the failure probability when failed samples are distributed in multiple disjoint regions, nor handle the circuits with a large number of variations. To tackle these challenges, the proposed hyperspherical clustering and sampling (HSCS) approach first identifies multiple failure regions through a reweighted spherical k-means algorithm, which clusters failed samples on a set of hyperspheres, rather than the high dimensional open space. Next, a modified mixture importance sampling is designed to draw samples at those clusters to achieve multiple failure region coverage. The proposed HSCS is evaluated using both mathematical and circuit-based examples. It achieves about 3-order speedup over Monte Carlo with the same level of accuracy, while other importance sampling based approaches either fail to converge or converge to wrong results. Furthermore, HSCS demonstrates excellent robustness by generating consistent results in multiple replications.
引用
收藏
页码:153 / 160
页数:8
相关论文
共 23 条
  • [1] The impact of random device variation on SRAM cell stability in sub-90-nm CMOS technologies
    Agarwal, Kanak
    Nassif, Sani
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (01) : 86 - 97
  • [2] [Anonymous], 1980, Multivariate Analysis
  • [3] An EScheduler-Based Data Dependence Analysis and Task Scheduling for Parallel Circuit Simulation
    Chen, Xiaoming
    Wu, Wei
    Wang, Yu
    Yu, Hao
    Yang, Huazhong
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (10) : 702 - 706
  • [4] Dolecek Lara, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P322, DOI 10.1109/ICCAD.2008.4681593
  • [5] Dong C., 2011, P 48 DAC
  • [6] Hartigan J. A., 1979, Applied Statistics, V28, P100, DOI 10.2307/2346830
  • [7] Recursive statistical blockade: An enhanced technique for rare event simulation with application to SRAM circuit design
    [J]. 21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 131 - 136
  • [8] Jacoboni C., 1989, MONTE CARLO METHOD S, V3
  • [9] Kanj R., 2012, P 49 DAC
  • [10] Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events
    Kanj, Rouwaida
    Joshi, Rajiv
    Nassif, Sani
    [J]. 43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 69 - +