A 67.2 dB SNDR 1.8-V 12-bit 2-MS/s SAR ADC without calibration

This paper presents a 12-bit 2-MS/s successive approximation register (SAR) analog-to-digital converter (ADC) without calibration based on 0.18 mu m 1P6M CMOS technology. To gain one bit of resolution without increasing the number of capacitors, one-side-fixed technique is used to generate the proposed switching procedure based on merged capacitor switching (MCS) switching procedure. Besides, a new DAC control logic is proposed by inserting the SAR logic circuits into level-shift circuits to reduce the complexity of the DAC control logic, enable high-speed and low-power operation and reduce the chance of race and hazard of the combinational logic circuit at the same time. The measured results show the proposed ADC achieves an SNDR of 67.26 dB and consumes 183.3 mu W at 1.8 V power supply and 2 MS/s, the peak DNL and INL are +0.66/-0.64 LSB and +0.75/-0.74 LSB, respectively, resulting in a figure-of-merit of 48.63 fJ/conversion-step. The ADC core occupies an active area of 630 x 570 A mu m(2).