Performance evaluation of a routing algorithm based on Hopfield Neural Network for network-on-chip

被引:0
作者
Esmaelpoor, Jamal [1 ]
Ghafouri, Abdollah [1 ]
机构
[1] Islamic Azad Univ, Dept Elect Engn, Boukan Branch, Boukan, Iran
关键词
Hopfield Neural Network; network on chip; system on chip; XY routing algorithm; odd-even routing algorithm; VLSI IMPLEMENTATION; COMPUTATION;
D O I
10.1080/00207217.2015.1017841
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Network on chip (NoC) has emerged as a solution to overcome the system on chip growing complexity and design challenges. A proper routing algorithm is a key issue of an NoC design. An appropriate routing method balances load across the network channels and keeps path length as short as possible. This survey investigates the performance of a routing algorithm based on Hopfield Neural Network. It is a dynamic programming to provide optimal path and network monitoring in real time. The aim of this article is to analyse the possibility of using a neural network as a router. The algorithm takes into account the path with the lowest delay (cost) form source to destination. In other words, the path a message takes from source to destination depends on network traffic situation at the time and it is the fastest one. The simulation results show that the proposed approach improves average delay, throughput and network congestion efficiently. At the same time, the increase in power consumption is almost negligible.
引用
收藏
页码:1963 / 1977
页数:15
相关论文
共 13 条
[1]   Low complexity VLSI implementation of CORDIC-based exponent calculation for neural networks [J].
Aggarwal, Supriya ;
Khare, Kavita .
INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (11) :1471-1488
[2]   NEURAL NETWORKS FOR SHORTEST-PATH COMPUTATION AND ROUTING IN COMPUTER-NETWORKS [J].
ALI, MKM ;
KAMOUN, F .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1993, 4 (06) :941-954
[3]   The odd-even turn model for adaptive routing [J].
Chiu, GM .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2000, 11 (07) :729-738
[4]  
Dally J.W., 2004, Principles and Practices of Interconnection Networks
[5]   DEADLOCK-FREE ADAPTIVE ROUTING IN MULTICOMPUTER NETWORKS USING VIRTUAL CHANNELS [J].
DALLY, WJ ;
AOKI, H .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (04) :466-475
[6]  
Duato J., 2003, Interconnection networks
[7]  
HOPFIELD JJ, 1985, BIOL CYBERN, V52, P141
[8]  
Jerger N.E., 2009, ON CHIP NETWORKS SYN
[9]   On feasibility of a multiplier-less phase-shifting scheme for digital phase modulation and its VLSI implementation [J].
Mahapatra, R. ;
Dhar, A. S. ;
Datta, D. .
INTERNATIONAL JOURNAL OF ELECTRONICS, 2007, 94 (02) :171-181
[10]   A CMOS programmable balanced output transconductor for analogue signal processing [J].
Mahmoud, SA ;
Soliman, AM .
INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 82 (06) :605-620